

Welcome to E-XFL.COM

Understanding Embedded - FPGAs (Field Programmable Gate Array)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

| | |
|--------------------------------|---|
| Product Status | Active |
| Number of LABs/CLBs | 216 |
| Number of Logic Elements/Cells | 1728 |
| Total RAM Bits | 24576 |
| Number of I/O | 176 |
| Number of Gates | 119000 |
| Voltage - Supply | 2.375V ~ 2.625V |
| Mounting Type | Surface Mount |
| Operating Temperature | 0°C ~ 70°C (TA) |
| Package / Case | 256-BGA |
| Supplier Device Package | 256-FBGA (17x17) |
| Purchase URL | https://www.e-xfl.com/pro/item?MUrl=&PartUrl=epf10k30efc256-2x |

- Software design support and automatic place-and-route provided by Altera’s development systems for Windows-based PCs and Sun SPARCstation, and HP 9000 Series 700/800
- Flexible package options
 - Available in a variety of packages with 144 to 672 pins, including the innovative FineLine BGA™ packages (see [Tables 3 and 4](#))
 - SameFrame™ pin-out compatibility between FLEX 10KA and FLEX 10KE devices across a range of device densities and pin counts
- Additional design entry and simulation support provided by EDIF 2 0 0 and 3 0 0 netlist files, library of parameterized modules (LPM), DesignWare components, Verilog HDL, VHDL, and other interfaces to popular EDA tools from manufacturers such as Cadence, Exemplar Logic, Mentor Graphics, OrCAD, Synopsys, Synplicity, VeriBest, and Viewlogic

Table 3. FLEX 10KE Package Options & I/O Pin Count *Notes (1), (2)*

| Device | 144-Pin TQFP | 208-Pin PQFP | 240-Pin PQFP RQFP | 256-Pin FineLine BGA | 356-Pin BGA | 484-Pin FineLine BGA | 599-Pin PGA | 600-Pin BGA | 672-Pin FineLine BGA |
|------------|-----------------|-----------------|-------------------------|----------------------------|----------------|----------------------------|----------------|----------------|----------------------------|
| EPF10K30E | 102 | 147 | | 176 | | 220 | | | 220 (3) |
| EPF10K50E | 102 | 147 | 189 | 191 | | 254 | | | 254 (3) |
| EPF10K50S | 102 | 147 | 189 | 191 | 220 | 254 | | | 254 (3) |
| EPF10K100E | | 147 | 189 | 191 | 274 | 338 | | | 338 (3) |
| EPF10K130E | | | 186 | | 274 | 369 | | 424 | 413 |
| EPF10K200E | | | | | | | 470 | 470 | 470 |
| EPF10K200S | | | 182 | | 274 | 369 | 470 | 470 | 470 |

Notes:

- (1) FLEX 10KE device package types include thin quad flat pack (TQFP), plastic quad flat pack (PQFP), power quad flat pack (RQFP), pin-grid array (PGA), and ball-grid array (BGA) packages.
- (2) Devices in the same package are pin-compatible, although some devices have more I/O pins than others. When planning device migration, use the I/O pins that are common to all devices.
- (3) This option is supported with a 484-pin FineLine BGA package. By using SameFrame pin migration, all FineLine BGA packages are pin-compatible. For example, a board can be designed to support 256-pin, 484-pin, and 672-pin FineLine BGA packages. The Altera software automatically avoids conflicting pins when future migration is set.

Functional Description

Each FLEX 10KE device contains an enhanced embedded array to implement memory and specialized logic functions, and a logic array to implement general logic.


The embedded array consists of a series of EABs. When implementing memory functions, each EAB provides 4,096 bits, which can be used to create RAM, ROM, dual-port RAM, or first-in first-out (FIFO) functions. When implementing logic, each EAB can contribute 100 to 600 gates towards complex logic functions, such as multipliers, microcontrollers, state machines, and DSP functions. EABs can be used independently, or multiple EABs can be combined to implement larger functions.

The logic array consists of logic array blocks (LABs). Each LAB contains eight LEs and a local interconnect. An LE consists of a four-input look-up table (LUT), a programmable flipflop, and dedicated signal paths for carry and cascade functions. The eight LEs can be used to create medium-sized blocks of logic—such as 8-bit counters, address decoders, or state machines—or combined across LABs to create larger logic blocks. Each LAB represents about 96 usable gates of logic.

Signal interconnections within FLEX 10KE devices (as well as to and from device pins) are provided by the FastTrack Interconnect routing structure, which is a series of fast, continuous row and column channels that run the entire length and width of the device.

Each I/O pin is fed by an I/O element (IOE) located at the end of each row and column of the FastTrack Interconnect routing structure. Each IOE contains a bidirectional I/O buffer and a flipflop that can be used as either an output or input register to feed input, output, or bidirectional signals. When used with a dedicated clock pin, these registers provide exceptional performance. As inputs, they provide setup times as low as 0.9 ns and hold times of 0 ns. As outputs, these registers provide clock-to-output times as low as 3.0 ns. IOEs provide a variety of features, such as JTAG BST support, slew-rate control, tri-state buffers, and open-drain outputs.

Figure 4. FLEX 10KE Device in Single-Port RAM Mode




Note:

- (1) EPF10K30E, EPF10K50E, and EPF10K50S devices have 88 EAB local interconnect channels; EPF10K100E, EPF10K130E, EPF10K200E, and EPF10K200S devices have 104 EAB local interconnect channels.

EABs can be used to implement synchronous RAM, which is easier to use than asynchronous RAM. A circuit using asynchronous RAM must generate the RAM write enable signal, while ensuring that its data and address signals meet setup and hold time specifications relative to the write enable signal. In contrast, the EAB's synchronous RAM generates its own write enable signal and is self-timed with respect to the input or write clock. A circuit using the EAB's self-timed RAM must only meet the setup and hold time specifications of the global clock.


When used as RAM, each EAB can be configured in any of the following sizes: 256×16 , 512×8 , $1,024 \times 4$, or $2,048 \times 2$ (see [Figure 5](#)).

Figure 5. FLEX 10KE EAB Memory Configurations



Larger blocks of RAM are created by combining multiple EABs. For example, two 256×16 RAM blocks can be combined to form a 256×32 block; two 512×8 RAM blocks can be combined to form a 512×16 block (see [Figure 6](#)).

Figure 6. Examples of Combining FLEX 10KE EABs



If necessary, all EABs in a device can be cascaded to form a single RAM block. EABs can be cascaded to form RAM blocks of up to 2,048 words without impacting timing. The Altera software automatically combines EABs to meet a designer's RAM specifications.

For improved routing, the row interconnect consists of a combination of full-length and half-length channels. The full-length channels connect to all LABs in a row; the half-length channels connect to the LABs in half of the row. The EAB can be driven by the half-length channels in the left half of the row and by the full-length channels. The EAB drives out to the full-length channels. In addition to providing a predictable, row-wide interconnect, this architecture provides increased routing resources. Two neighboring LABs can be connected using a half-row channel, thereby saving the other half of the channel for the other half of the row.

Table 7 summarizes the FastTrack Interconnect routing structure resources available in each FLEX 10KE device.

| <i>Table 7. FLEX 10KE FastTrack Interconnect Resources</i> | | | | |
|--|------|------------------|---------|---------------------|
| Device | Rows | Channels per Row | Columns | Channels per Column |
| EPF10K30E | 6 | 216 | 36 | 24 |
| EPF10K50E EPF10K50S | 10 | 216 | 36 | 24 |
| EPF10K100E | 12 | 312 | 52 | 24 |
| EPF10K130E | 16 | 312 | 52 | 32 |
| EPF10K200E EPF10K200S | 24 | 312 | 52 | 48 |

In addition to general-purpose I/O pins, FLEX 10KE devices have six dedicated input pins that provide low-skew signal distribution across the device. These six inputs can be used for global clock, clear, preset, and peripheral output enable and clock enable control signals. These signals are available as control signals for all LABs and IOEs in the device. The dedicated inputs can also be used as general-purpose data inputs because they can feed the local interconnect of each LAB in the device.

Figure 14 shows the interconnection of adjacent LABs and EABs, with row, column, and local interconnects, as well as the associated cascade and carry chains. Each LAB is labeled according to its location: a letter represents the row and a number represents the column. For example, LAB B3 is in row B, column 3.

Table 9. Peripheral Bus Sources for EPF10K100E, EPF10K130E, EPF10K200E & EPF10K200S Devices

| Peripheral Control Signal | EPF10K100E | EPF10K130E | EPF10K200E EPF10K200S |
|---------------------------|------------|------------|--------------------------|
| OE0 | Row A | Row C | Row G |
| OE1 | Row C | Row E | Row I |
| OE2 | Row E | Row G | Row K |
| OE3 | Row L | Row N | Row R |
| OE4 | Row I | Row K | Row O |
| OE5 | Row K | Row M | Row Q |
| CLKENA0/CLK0/GLOBAL0 | Row F | Row H | Row L |
| CLKENA1/OE6/GLOBAL1 | Row D | Row F | Row J |
| CLKENA2/CLR0 | Row B | Row D | Row H |
| CLKENA3/OE7/GLOBAL2 | Row H | Row J | Row N |
| CLKENA4/CLR1 | Row J | Row L | Row P |
| CLKENA5/CLK1/GLOBAL3 | Row G | Row I | Row M |

Signals on the peripheral control bus can also drive the four global signals, referred to as GLOBAL0 through GLOBAL3 in [Tables 8 and 9](#). An internally generated signal can drive a global signal, providing the same low-skew, low-delay characteristics as a signal driven by an input pin. An LE drives the global signal by driving a row line that drives the peripheral bus, which then drives the global signal. This feature is ideal for internally generated clear or clock signals with high fan-out. However, internally driven global signals offer no advantage over the general-purpose interconnect for routing data signals. The dedicated input pin should be driven to a known logic state (such as ground) and not be allowed to float.


The chip-wide output enable pin is an active-high pin (DEV_OE) that can be used to tri-state all pins on the device. This option can be set in the Altera software. On EPF10K50E and EPF10K200E devices, the built-in I/O pin pull-up resistors (which are active during configuration) are active when the chip-wide output enable pin is asserted. The registers in the IOE can also be reset by the chip-wide reset pin.

Row-to-IOE Connections

When an IOE is used as an input signal, it can drive two separate row channels. The signal is accessible by all LEs within that row. When an IOE is used as an output, the signal is driven by a multiplexer that selects a signal from the row channels. Up to eight IOEs connect to each side of each row channel (see [Figure 16](#)).

Figure 16. FLEX 10KE Row-to-IOE Connections

The values for m and n are provided in [Table 10](#).



[Table 10](#) lists the FLEX 10KE row-to-IOE interconnect resources.

| <i>Table 10. FLEX 10KE Row-to-IOE Interconnect Resources</i> | | |
|--|--------------------------|------------------------------|
| Device | Channels per Row (n) | Row Channels per Pin (m) |
| EPF10K30E | 216 | 27 |
| EPF10K50E EPF10K50S | 216 | 27 |
| EPF10K100E | 312 | 39 |
| EPF10K130E | 312 | 39 |
| EPF10K200E EPF10K200S | 312 | 39 |

SameFrame Pin-Outs

FLEX 10KE devices support the SameFrame pin-out feature for FineLine BGA packages. The SameFrame pin-out feature is the arrangement of balls on FineLine BGA packages such that the lower-ball-count packages form a subset of the higher-ball-count packages. SameFrame pin-outs provide the flexibility to migrate not only from device to device within the same package, but also from one package to another. A given printed circuit board (PCB) layout can support multiple device density/package combinations. For example, a single board layout can support a range of devices from an EPF10K30E device in a 256-pin FineLine BGA package to an EPF10K200S device in a 672-pin FineLine BGA package.

The Altera software provides support to design PCBs with SameFrame pin-out devices. Devices can be defined for present and future use. The Altera software generates pin-outs describing how to lay out a board to take advantage of this migration (see [Figure 18](#)).

Figure 18. SameFrame Pin-Out Example




Table 13. ClockLock & ClockBoost Parameters for -2 Speed-Grade Devices

| Symbol | Parameter | Condition | Min | Typ | Max | Unit |
|----------------|---|----------------------|-----|-----|------------|---------|
| t_R | Input rise time | | | | 5 | ns |
| t_F | Input fall time | | | | 5 | ns |
| t_{INDUTY} | Input duty cycle | | 40 | | 60 | % |
| f_{CLK1} | Input clock frequency (ClockBoost clock multiplication factor equals 1) | | 25 | | 75 | MHz |
| f_{CLK2} | Input clock frequency (ClockBoost clock multiplication factor equals 2) | | 16 | | 37.5 | MHz |
| f_{CLKDEV} | Input deviation from user specification in the MAX+PLUS II software (1) | | | | 25,000 (2) | PPM |
| $t_{INCLKSTB}$ | Input clock stability (measured between adjacent clocks) | | | | 100 | ps |
| t_{LOCK} | Time required for ClockLock or ClockBoost to acquire lock (3) | | | | 10 | μ s |
| t_{JITTER} | Jitter on ClockLock or ClockBoost-generated clock (4) | $t_{INCLKSTB} < 100$ | | | 250 | ps |
| | | $t_{INCLKSTB} < 50$ | | | 200 (4) | ps |
| $t_{OUTDUTY}$ | Duty cycle for ClockLock or ClockBoost-generated clock | | 40 | 50 | 60 | % |

Notes to tables:

- (1) To implement the ClockLock and ClockBoost circuitry with the MAX+PLUS II software, designers must specify the input frequency. The Altera software tunes the PLL in the ClockLock and ClockBoost circuitry to this frequency. The f_{CLKDEV} parameter specifies how much the incoming clock can differ from the specified frequency during device operation. Simulation does not reflect this parameter.
- (2) Twenty-five thousand parts per million (PPM) equates to 2.5% of input clock period.
- (3) During device configuration, the ClockLock and ClockBoost circuitry is configured before the rest of the device. If the incoming clock is supplied during configuration, the ClockLock and ClockBoost circuitry locks during configuration because the t_{LOCK} value is less than the time required for configuration.
- (4) The t_{JITTER} specification is measured under long-term observation. The maximum value for t_{JITTER} is 200 ps if $t_{INCLKSTB}$ is lower than 50 ps.

I/O Configuration

This section discusses the peripheral component interconnect (PCI) pull-up clamping diode option, slew-rate control, open-drain output option, and MultiVolt I/O interface for FLEX 10KE devices. The PCI pull-up clamping diode, slew-rate control, and open-drain output options are controlled pin-by-pin via Altera software logic options. The MultiVolt I/O interface is controlled by connecting V_{CCIO} to a different voltage than V_{CCINT} . Its effect can be simulated in the Altera software via the **Global Project Device Options** dialog box (Assign menu).

PCI Pull-Up Clamping Diode Option

FLEX 10KE devices have a pull-up clamping diode on every I/O, dedicated input, and dedicated clock pin. PCI clamping diodes clamp the signal to the V_{CCIO} value and are required for 3.3-V PCI compliance. Clamping diodes can also be used to limit overshoot in other systems.

Clamping diodes are controlled on a pin-by-pin basis. When V_{CCIO} is 3.3 V, a pin that has the clamping diode option turned on can be driven by a 2.5-V or 3.3-V signal, but not a 5.0-V signal. When V_{CCIO} is 2.5 V, a pin that has the clamping diode option turned on can be driven by a 2.5-V signal, but not a 3.3-V or 5.0-V signal. Additionally, a clamping diode can be activated for a subset of pins, which would allow a device to bridge between a 3.3-V PCI bus and a 5.0-V device.

Slew-Rate Control

The output buffer in each IOE has an adjustable output slew rate that can be configured for low-noise or high-speed performance. A slower slew rate reduces system noise and adds a maximum delay of 4.3 ns. The fast slew rate should be used for speed-critical outputs in systems that are adequately protected against noise. Designers can specify the slew rate pin-by-pin or assign a default slew rate to all pins on a device-wide basis. The slow slew rate setting affects the falling edge of the output.

Open-Drain Output Option

FLEX 10KE devices provide an optional open-drain output (electrically equivalent to open-collector output) for each I/O pin. This open-drain output enables the device to provide system-level control signals (e.g., interrupt and write enable signals) that can be asserted by any of several devices. It can also provide an additional wired-OR plane.

MultiVolt I/O Interface

The FLEX 10KE device architecture supports the MultiVolt I/O interface feature, which allows FLEX 10KE devices in all packages to interface with systems of differing supply voltages. These devices have one set of V_{CC} pins for internal operation and input buffers (V_{CCINT}), and another set for I/O output drivers (V_{CCIO}).


Table 23. FLEX 10KE Device Capacitance *Note (14)*

| Symbol | Parameter | Conditions | Min | Max | Unit |
|--------------------|--|-------------------------------------|-----|-----|------|
| C _{IN} | Input capacitance | V _{IN} = 0 V, f = 1.0 MHz | | 10 | pF |
| C _{INCLK} | Input capacitance on dedicated clock pin | V _{IN} = 0 V, f = 1.0 MHz | | 12 | pF |
| C _{OUT} | Output capacitance | V _{OUT} = 0 V, f = 1.0 MHz | | 10 | pF |

Notes to tables:

- (1) See the *Operating Requirements for Altera Devices Data Sheet*.
- (2) Minimum DC input voltage is -0.5 V. During transitions, the inputs may undershoot to -2.0 V for input currents less than 100 mA and periods shorter than 20 ns.
- (3) Numbers in parentheses are for industrial-temperature-range devices.
- (4) Maximum V_{CC} rise time is 100 ms, and V_{CC} must rise monotonically.
- (5) All pins, including dedicated inputs, clock, I/O, and JTAG pins, may be driven before V_{CCINT} and V_{CCIO} are powered.
- (6) Typical values are for T_A = 25° C, V_{CCINT} = 2.5 V, and V_{CCIO} = 2.5 V or 3.3 V.
- (7) These values are specified under the FLEX 10KE Recommended Operating Conditions shown in [Tables 20 and 21](#).
- (8) The FLEX 10KE input buffers are compatible with 2.5-V, 3.3-V (LVTTTL and LVCMOS), and 5.0-V TTL and CMOS signals. Additionally, the input buffers are 3.3-V PCI compliant when V_{CCIO} and V_{CCINT} meet the relationship shown in [Figure 22](#).
- (9) The I_{OH} parameter refers to high-level TTL, PCI, or CMOS output current.
- (10) The I_{OL} parameter refers to low-level TTL, PCI, or CMOS output current. This parameter applies to open-drain pins as well as output pins.
- (11) This value is specified for normal device operation. The value may vary during power-up.
- (12) This parameter applies to -1 speed-grade commercial-temperature devices and -2 speed-grade-industrial temperature devices.
- (13) Pin pull-up resistance values will be lower if the pin is driven higher than V_{CCIO} by an external source.
- (14) Capacitance is sample-tested only.

Figure 23. Output Drive Characteristics of FLEX 10KE Devices Note (1)



Note:

(1) These are transient (AC) currents.

Timing Model


The continuous, high-performance FastTrack Interconnect routing resources ensure predictable performance and accurate simulation and timing analysis. This predictable performance contrasts with that of FPGAs, which use a segmented connection scheme and therefore have unpredictable performance.

Device performance can be estimated by following the signal path from a source, through the interconnect, to the destination. For example, the registered performance between two LEs on the same row can be calculated by adding the following parameters:

- LE register clock-to-output delay (t_{CO})
- Interconnect delay ($t_{SAMEROW}$)
- LE look-up table delay (t_{LUT})
- LE register setup time (t_{SU})

The routing delay depends on the placement of the source and destination LEs. A more complex registered path may involve multiple combinatorial LEs between the source and destination LEs.

Figure 28. Synchronous Bidirectional Pin External Timing Model



Tables 24 through 28 describe the FLEX 10KE device internal timing parameters. Tables 29 through 30 describe the FLEX 10KE external timing parameters and their symbols.

Table 24. LE Timing Microparameters (Part 1 of 2) Note (1)

| Symbol | Parameter | Condition |
|--------------|--|-----------|
| t_{LUT} | LUT delay for data-in | |
| t_{CLUT} | LUT delay for carry-in | |
| t_{RLUT} | LUT delay for LE register feedback | |
| t_{PACKED} | Data-in to packed register delay | |
| t_{EN} | LE register enable delay | |
| t_{CICO} | Carry-in to carry-out delay | |
| t_{CGEN} | Data-in to carry-out delay | |
| t_{CGENR} | LE register feedback to carry-out delay | |
| t_{CASC} | Cascade-in to cascade-out delay | |
| t_C | LE register control signal delay | |
| t_{CO} | LE register clock-to-output delay | |
| t_{COMB} | Combinatorial delay | |
| t_{SU} | LE register setup time for data and enable signals before clock; LE register recovery time after asynchronous clear, preset, or load | |
| t_H | LE register hold time for data and enable signals after clock | |
| t_{PRE} | LE register preset delay | |

Table 27. EAB Timing Macroparameters *Note (1), (6)*

| Symbol | Parameter | Conditions |
|-----------------|---|------------|
| t_{EABAA} | EAB address access delay | |
| $t_{EABRCCOMB}$ | EAB asynchronous read cycle time | |
| $t_{EABRCREG}$ | EAB synchronous read cycle time | |
| t_{EABWP} | EAB write pulse width | |
| $t_{EABWCCOMB}$ | EAB asynchronous write cycle time | |
| $t_{EABWCREG}$ | EAB synchronous write cycle time | |
| t_{EABDD} | EAB data-in to data-out valid delay | |
| $t_{EABDATACO}$ | EAB clock-to-output delay when using output registers | |
| $t_{EABDATASU}$ | EAB data/address setup time before clock when using input register | |
| $t_{EABDATAH}$ | EAB data/address hold time after clock when using input register | |
| $t_{EABWESU}$ | EAB \overline{WE} setup time before clock when using input register | |
| t_{EABWEH} | EAB \overline{WE} hold time after clock when using input register | |
| $t_{EABWDSU}$ | EAB data setup time before falling edge of write pulse when not using input registers | |
| t_{EABWDH} | EAB data hold time after falling edge of write pulse when not using input registers | |
| $t_{EABWASU}$ | EAB address setup time before rising edge of write pulse when not using input registers | |
| t_{EABWAH} | EAB address hold time after falling edge of write pulse when not using input registers | |
| t_{EABWO} | EAB write enable to data output valid delay | |

Table 35. EPF10K30E Device Interconnect Timing Microparameters *Note (1)*

| Symbol | -1 Speed Grade | | -2 Speed Grade | | -3 Speed Grade | | Unit |
|------------------|----------------|-----|----------------|-----|----------------|-----|------|
| | Min | Max | Min | Max | Min | Max | |
| $t_{DIN2IOE}$ | | 1.8 | | 2.4 | | 2.9 | ns |
| t_{DIN2LE} | | 1.5 | | 1.8 | | 2.4 | ns |
| $t_{DIN2DATA}$ | | 1.5 | | 1.8 | | 2.2 | ns |
| $t_{DCLK2IOE}$ | | 2.2 | | 2.6 | | 3.0 | ns |
| $t_{DCLK2LE}$ | | 1.5 | | 1.8 | | 2.4 | ns |
| $t_{SAMELAB}$ | | 0.1 | | 0.2 | | 0.3 | ns |
| $t_{SAMEROW}$ | | 2.0 | | 2.4 | | 2.7 | ns |
| $t_{SAMECOLUMN}$ | | 0.7 | | 1.0 | | 0.8 | ns |
| $t_{DIFFROW}$ | | 2.7 | | 3.4 | | 3.5 | ns |
| $t_{TROWROWS}$ | | 4.7 | | 5.8 | | 6.2 | ns |
| $t_{LEPERIPH}$ | | 2.7 | | 3.4 | | 3.8 | ns |
| $t_{LABCARRY}$ | | 0.3 | | 0.4 | | 0.5 | ns |
| $t_{LABCASC}$ | | 0.8 | | 0.8 | | 1.1 | ns |

Table 36. EPF10K30E External Timing Parameters *Notes (1), (2)*

| Symbol | -1 Speed Grade | | -2 Speed Grade | | -3 Speed Grade | | Unit |
|-------------------|----------------|-----|----------------|-----|----------------|------|------|
| | Min | Max | Min | Max | Min | Max | |
| t_{DRR} | | 8.0 | | 9.5 | | 12.5 | ns |
| $t_{INSU}^{(3)}$ | 2.1 | | 2.5 | | 3.9 | | ns |
| $t_{INH}^{(3)}$ | 0.0 | | 0.0 | | 0.0 | | ns |
| $t_{OUTCO}^{(3)}$ | 2.0 | 4.9 | 2.0 | 5.9 | 2.0 | 7.6 | ns |
| $t_{INSU}^{(4)}$ | 1.1 | | 1.5 | | – | | ns |
| $t_{INH}^{(4)}$ | 0.0 | | 0.0 | | – | | ns |
| $t_{OUTCO}^{(4)}$ | 0.5 | 3.9 | 0.5 | 4.9 | – | – | ns |
| t_{PCISU} | 3.0 | | 4.2 | | – | | ns |
| t_{PCIH} | 0.0 | | 0.0 | | – | | ns |
| t_{PCICO} | 2.0 | 6.0 | 2.0 | 7.5 | – | – | ns |

Table 41. EPF10K50E Device EAB Internal Timing Macroparameters *Note (1)*

| Symbol | -1 Speed Grade | | -2 Speed Grade | | -3 Speed Grade | | Unit |
|-----------------|----------------|-----|----------------|-----|----------------|------|------|
| | Min | Max | Min | Max | Min | Max | |
| t_{EABAA} | | 6.4 | | 7.6 | | 10.2 | ns |
| $t_{EABRCOMB}$ | 6.4 | | 7.6 | | 10.2 | | ns |
| $t_{EABRCREG}$ | 4.4 | | 5.1 | | 7.0 | | ns |
| t_{EABWP} | 2.5 | | 2.9 | | 3.9 | | ns |
| $t_{EABWCOMB}$ | 6.0 | | 7.0 | | 9.5 | | ns |
| $t_{EABWCREG}$ | 6.8 | | 7.8 | | 10.6 | | ns |
| t_{EABDD} | | 5.7 | | 6.7 | | 9.0 | ns |
| $t_{EABDATACO}$ | | 0.8 | | 0.9 | | 1.3 | ns |
| $t_{EABDATASU}$ | 1.5 | | 1.7 | | 2.3 | | ns |
| $t_{EABDATAH}$ | 0.0 | | 0.0 | | 0.0 | | ns |
| $t_{EABWESU}$ | 1.3 | | 1.4 | | 2.0 | | ns |
| t_{EABWEH} | 0.0 | | 0.0 | | 0.0 | | ns |
| $t_{EABWDSU}$ | 1.5 | | 1.7 | | 2.3 | | ns |
| t_{EABWDH} | 0.0 | | 0.0 | | 0.0 | | ns |
| $t_{EABWASU}$ | 3.0 | | 3.6 | | 4.8 | | ns |
| t_{EABWAH} | 0.5 | | 0.5 | | 0.8 | | ns |
| t_{EABWO} | | 5.1 | | 6.0 | | 8.1 | ns |

Table 42. EPF10K50E Device Interconnect Timing Microparameters *Note (1)*

| Symbol | -1 Speed Grade | | -2 Speed Grade | | -3 Speed Grade | | Unit |
|------------------|----------------|-----|----------------|-----|----------------|-----|------|
| | Min | Max | Min | Max | Min | Max | |
| $t_{DIN2IOE}$ | | 3.5 | | 4.3 | | 5.6 | ns |
| t_{DIN2LE} | | 2.1 | | 2.5 | | 3.4 | ns |
| $t_{DIN2DATA}$ | | 2.2 | | 2.4 | | 3.1 | ns |
| $t_{DCLK2IOE}$ | | 2.9 | | 3.5 | | 4.7 | ns |
| $t_{DCLK2LE}$ | | 2.1 | | 2.5 | | 3.4 | ns |
| $t_{SAMELAB}$ | | 0.1 | | 0.1 | | 0.2 | ns |
| $t_{SAMEROW}$ | | 1.1 | | 1.1 | | 1.5 | ns |
| $t_{SAMECOLUMN}$ | | 0.8 | | 1.0 | | 1.3 | ns |
| $t_{DIFFROW}$ | | 1.9 | | 2.1 | | 2.8 | ns |
| $t_{TROWROWS}$ | | 3.0 | | 3.2 | | 4.3 | ns |
| $t_{LEPERIPH}$ | | 3.1 | | 3.3 | | 3.7 | ns |
| $t_{LABCARRY}$ | | 0.1 | | 0.1 | | 0.2 | ns |
| $t_{LABCASC}$ | | 0.3 | | 0.3 | | 0.5 | ns |

Table 68. EPF10K50S Device EAB Internal Microparameters *Note (1)*

| Symbol | -1 Speed Grade | | -2 Speed Grade | | -3 Speed Grade | | Unit |
|----------------|----------------|-----|----------------|-----|----------------|-----|------|
| | Min | Max | Min | Max | Min | Max | |
| $t_{EABDATA1}$ | | 1.7 | | 2.4 | | 3.2 | ns |
| $t_{EABDATA2}$ | | 0.4 | | 0.6 | | 0.8 | ns |
| t_{EABWE1} | | 1.0 | | 1.4 | | 1.9 | ns |
| t_{EABWE2} | | 0.0 | | 0.0 | | 0.0 | ns |
| t_{EABRE1} | | 0.0 | | 0.0 | | 0.0 | |
| t_{EABRE2} | | 0.4 | | 0.6 | | 0.8 | |
| t_{EABCLK} | | 0.0 | | 0.0 | | 0.0 | ns |
| t_{EABCO} | | 0.8 | | 1.1 | | 1.5 | ns |
| $t_{EABYPASS}$ | | 0.0 | | 0.0 | | 0.0 | ns |
| t_{EABSU} | 0.7 | | 1.0 | | 1.3 | | ns |
| t_{EABH} | 0.4 | | 0.6 | | 0.8 | | ns |
| t_{EABCLR} | 0.8 | | 1.1 | | 1.5 | | |
| t_{AA} | | 2.0 | | 2.8 | | 3.8 | ns |
| t_{WP} | 2.0 | | 2.8 | | 3.8 | | ns |
| t_{RP} | 1.0 | | 1.4 | | 1.9 | | |
| t_{WDSU} | 0.5 | | 0.7 | | 0.9 | | ns |
| t_{WDH} | 0.1 | | 0.1 | | 0.2 | | ns |
| t_{WASU} | 1.0 | | 1.4 | | 1.9 | | ns |
| t_{WAH} | 1.5 | | 2.1 | | 2.9 | | ns |
| t_{RASU} | 1.5 | | 2.1 | | 2.8 | | |
| t_{RAH} | 0.1 | | 0.1 | | 0.2 | | |
| t_{WO} | | 2.1 | | 2.9 | | 4.0 | ns |
| t_{DD} | | 2.1 | | 2.9 | | 4.0 | ns |
| t_{EABOUT} | | 0.0 | | 0.0 | | 0.0 | ns |
| t_{EABCH} | 1.5 | | 2.0 | | 2.5 | | ns |
| t_{EABCL} | 1.5 | | 2.0 | | 2.5 | | ns |

Table 76. EPF10K200S Device EAB Internal Timing Macroparameters *Note (1)*

| Symbol | -1 Speed Grade | | -2 Speed Grade | | -3 Speed Grade | | Unit |
|-----------------|----------------|-----|----------------|-----|----------------|-----|------|
| | Min | Max | Min | Max | Min | Max | |
| t_{EABAA} | | 3.9 | | 6.4 | | 8.4 | ns |
| $t_{EABRCOMB}$ | 3.9 | | 6.4 | | 8.4 | | ns |
| $t_{EABRCREG}$ | 3.6 | | 5.7 | | 7.6 | | ns |
| t_{EABWP} | 2.1 | | 4.0 | | 5.3 | | ns |
| $t_{EABWCOMB}$ | 4.8 | | 8.1 | | 10.7 | | ns |
| $t_{EABWCREG}$ | 5.4 | | 8.0 | | 10.6 | | ns |
| t_{EABDD} | | 3.8 | | 5.1 | | 6.7 | ns |
| $t_{EABDATACO}$ | | 0.8 | | 1.0 | | 1.3 | ns |
| $t_{EABDATASU}$ | 1.1 | | 1.6 | | 2.1 | | ns |
| $t_{EABDATAH}$ | 0.0 | | 0.0 | | 0.0 | | ns |
| $t_{EABWESU}$ | 0.7 | | 1.1 | | 1.5 | | ns |
| t_{EABWEH} | 0.4 | | 0.5 | | 0.6 | | ns |
| $t_{EABWDSU}$ | 1.2 | | 1.8 | | 2.4 | | ns |
| t_{EABWDH} | 0.0 | | 0.0 | | 0.0 | | ns |
| $t_{EABWASU}$ | 1.9 | | 3.6 | | 4.7 | | ns |
| t_{EABWAH} | 0.8 | | 0.5 | | 0.7 | | ns |
| t_{EABWO} | | 3.1 | | 4.4 | | 5.8 | ns |

Table 77. EPF10K200S Device Interconnect Timing Microparameters (Part 1 of 2) *Note (1)*

| Symbol | -1 Speed Grade | | -2 Speed Grade | | -3 Speed Grade | | Unit |
|------------------|----------------|-----|----------------|------|----------------|------|------|
| | Min | Max | Min | Max | Min | Max | |
| $t_{DIN2IOE}$ | | 4.4 | | 4.8 | | 5.5 | ns |
| t_{DIN2LE} | | 0.6 | | 0.6 | | 0.9 | ns |
| $t_{DIN2DATA}$ | | 1.8 | | 2.1 | | 2.8 | ns |
| $t_{DCLK2IOE}$ | | 1.7 | | 2.0 | | 2.8 | ns |
| $t_{DCLK2LE}$ | | 0.6 | | 0.6 | | 0.9 | ns |
| $t_{SAMELAB}$ | | 0.1 | | 0.1 | | 0.2 | ns |
| $t_{SAMEROW}$ | | 3.0 | | 4.6 | | 5.7 | ns |
| $t_{SAMECOLUMN}$ | | 3.5 | | 4.9 | | 6.4 | ns |
| $t_{DIFFROW}$ | | 6.5 | | 9.5 | | 12.1 | ns |
| $t_{TROWROWS}$ | | 9.5 | | 14.1 | | 17.8 | ns |
| $t_{LEPERIPH}$ | | 5.5 | | 6.2 | | 7.2 | ns |
| $t_{LABCARRY}$ | | 0.3 | | 0.1 | | 0.2 | ns |

During initialization, which occurs immediately after configuration, the device resets registers, enables I/O pins, and begins to operate as a logic device. The I/O pins are tri-stated during power-up, and before and during configuration. Together, the configuration and initialization processes are called *command mode*; normal device operation is called *user mode*.

SRAM configuration elements allow FLEX 10KE devices to be reconfigured in-circuit by loading new configuration data into the device. Real-time reconfiguration is performed by forcing the device into command mode with a device pin, loading different configuration data, reinitializing the device, and resuming user-mode operation. The entire reconfiguration process requires less than 85 ms and can be used to reconfigure an entire system dynamically. In-field upgrades can be performed by distributing new configuration files.

Before and during configuration, all I/O pins (except dedicated inputs, clock, or configuration pins) are pulled high by a weak pull-up resistor.

Programming Files

Despite being function- and pin-compatible, FLEX 10KE devices are not programming- or configuration file-compatible with FLEX 10K or FLEX 10KA devices. A design therefore must be recompiled before it is transferred from a FLEX 10K or FLEX 10KA device to an equivalent FLEX 10KE device. This recompilation should be performed both to create a new programming or configuration file and to check design timing in FLEX 10KE devices, which has different timing characteristics than FLEX 10K or FLEX 10KA devices.

FLEX 10KE devices are generally pin-compatible with equivalent FLEX 10KA devices. In some cases, FLEX 10KE devices have fewer I/O pins than the equivalent FLEX 10KA devices. [Table 81](#) shows which FLEX 10KE devices have fewer I/O pins than equivalent FLEX 10KA devices. However, power, ground, JTAG, and configuration pins are the same on FLEX 10KA and FLEX 10KE devices, enabling migration from a FLEX 10KA design to a FLEX 10KE design.



101 Innovation Drive
San Jose, CA 95134
(408) 544-7000
<http://www.altera.com>
Applications Hotline:
(800) 800-EPLD
Literature Services:
lit_req@altera.com

Copyright © 2003 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of Altera Corporation in the U.S. and other countries. All other product or service names are the property of their respective holders. Altera products are protected under numerous U.S. and foreign patents and pending applications, maskwork rights, and copyrights. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera Corporation. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

