
E·XFL

Intel - EPF10K30EFC484-1X Datasheet



Welcome to <u>E-XFL.COM</u>

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.


Details

Details	
Product Status	Obsolete
Number of LABs/CLBs	216
Number of Logic Elements/Cells	1728
Total RAM Bits	24576
Number of I/O	220
Number of Gates	119000
Voltage - Supply	2.375V ~ 2.625V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 70°C (TA)
Package / Case	484-BBGA
Supplier Device Package	484-FBGA (23x23)
Purchase URL	https://www.e-xfl.com/product-detail/intel/epf10k30efc484-1x

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong


Figure 1 shows a block diagram of the FLEX 10KE architecture. Each group of LEs is combined into an LAB; groups of LABs are arranged into rows and columns. Each row also contains a single EAB. The LABs and EABs are interconnected by the FastTrack Interconnect routing structure. IOEs are located at the end of each row and column of the FastTrack Interconnect routing structure.



FLEX 10KE devices provide six dedicated inputs that drive the flipflops' control inputs and ensure the efficient distribution of high-speed, low-skew (less than 1.5 ns) control signals. These signals use dedicated routing channels that provide shorter delays and lower skews than the FastTrack Interconnect routing structure. Four of the dedicated inputs drive four global signals. These four global signals can also be driven by internal logic, providing an ideal solution for a clock divider or an internally generated asynchronous clear signal that clears many registers in the device.

The EAB can also be used for bidirectional, dual-port memory applications where two ports read or write simultaneously. To implement this type of dual-port memory, two EABs are used to support two simultaneous read or writes.

Alternatively, one clock and clock enable can be used to control the input registers of the EAB, while a different clock and clock enable control the output registers (see Figure 2).



Notes:

- (1) All registers can be asynchronously cleared by EAB local interconnect signals, global signals, or the chip-wide reset.
- (2) EPF10K30E and EPF10K50E devices have 88 EAB local interconnect channels; EPF10K100E, EPF10K130E, and EPF10K200E devices have 104 EAB local interconnect channels.




Figure 4. FLEX 10KE Device in Single-Port RAM Mode

Note:

(1) EPF10K30E, EPF10K50E, and EPF10K50S devices have 88 EAB local interconnect channels; EPF10K100E, EPF10K130E, EPF10K200E, and EPF10K200S devices have 104 EAB local interconnect channels.


EABs can be used to implement synchronous RAM, which is easier to use than asynchronous RAM. A circuit using asynchronous RAM must generate the RAM write enable signal, while ensuring that its data and address signals meet setup and hold time specifications relative to the write enable signal. In contrast, the EAB's synchronous RAM generates its own write enable signal and is self-timed with respect to the input or write clock. A circuit using the EAB's self-timed RAM must only meet the setup and hold time specifications of the global clock. For improved routing, the row interconnect consists of a combination of full-length and half-length channels. The full-length channels connect to all LABs in a row; the half-length channels connect to the LABs in half of the row. The EAB can be driven by the half-length channels in the left half of the row and by the full-length channels. The EAB drives out to the fulllength channels. In addition to providing a predictable, row-wide interconnect, this architecture provides increased routing resources. Two neighboring LABs can be connected using a half-row channel, thereby saving the other half of the channel for the other half of the row.

Table 7 summarizes the FastTrack Interconnect routing structure resources available in each FLEX 10KE device.

Table 7. FLEX 1	Table 7. FLEX 10KE FastTrack Interconnect Resources						
Device	Rows	Channels per Row	Columns	Channels per Column			
EPF10K30E	6	216	36	24			
EPF10K50E EPF10K50S	10	216	36	24			
EPF10K100E	12	312	52	24			
EPF10K130E	16	312	52	32			
EPF10K200E EPF10K200S	24	312	52	48			

In addition to general-purpose I/O pins, FLEX 10KE devices have six dedicated input pins that provide low-skew signal distribution across the device. These six inputs can be used for global clock, clear, preset, and peripheral output enable and clock enable control signals. These signals are available as control signals for all LABs and IOEs in the device. The dedicated inputs can also be used as general-purpose data inputs because they can feed the local interconnect of each LAB in the device.

Figure 14 shows the interconnection of adjacent LABs and EABs, with row, column, and local interconnects, as well as the associated cascade and carry chains. Each LAB is labeled according to its location: a letter represents the row and a number represents the column. For example, LAB B3 is in row B, column 3.





I/O Element

An IOE contains a bidirectional I/O buffer and a register that can be used either as an input register for external data that requires a fast setup time, or as an output register for data that requires fast clock-to-output performance. In some cases, using an LE register for an input register will result in a faster setup time than using an IOE register. IOEs can be used as input, output, or bidirectional pins. For bidirectional registered I/O implementation, the output register should be in the IOE, and the data input and output enable registers should be LE registers placed adjacent to the bidirectional pin. The Altera Compiler uses the programmable inversion option to invert signals from the row and column interconnect automatically where appropriate. Figure 15 shows the bidirectional I/O registers. Row-to-IOE Connections

When an IOE is used as an input signal, it can drive two separate row channels. The signal is accessible by all LEs within that row. When an IOE is used as an output, the signal is driven by a multiplexer that selects a signal from the row channels. Up to eight IOEs connect to each side of each row channel (see Figure 16).

Figure 16. FLEX 10KE Row-to-IOE Connections The values for m and n are provided in Table 10.

m loe1




Table 10 lists the FLEX 10KE row-to-IOE interco	onnect resources.
---	-------------------

Table 10. FLEX 10K	Table 10. FLEX 10KE Row-to-IOE Interconnect Resources							
Device	Channels per Row (n)	Row Channels per Pin (m)						
EPF10K30E	216	27						
EPF10K50E	216	27						
EPF10K50S								
EPF10K100E	312	39						
EPF10K130E	312	39						
EPF10K200E	312	39						
EPF10K200S								

 \bigcirc

Tables 12 and 13 summarize the ClockLock and ClockBoost parameters for -1 and -2 speed-grade devices, respectively.

Symbol	Parameter	Condition	Min	Тур	Max	Unit
t _R	Input rise time				5	ns
t _F	Input fall time				5	ns
t _{INDUTY}	Input duty cycle		40		60	%
f _{CLK1}	Input clock frequency (ClockBoost clock multiplication factor equals 1)		25		180	MHz
f _{CLK2}	Input clock frequency (ClockBoost clock multiplication factor equals 2)		16		90	MHz
f _{CLKDEV}	Input deviation from user specification in the MAX+PLUS II software (1)				25,000 (2)	PPM
t _{INCLKSTB}	Input clock stability (measured between adjacent clocks)				100	ps
t _{LOCK}	Time required for ClockLock or ClockBoost to acquire lock (3)				10	μs
t _{JITTER}	Jitter on ClockLock or ClockBoost-	$t_{INCLKSTB} < 100$			250	ps
	generated clock (4)	$t_{INCLKSTB} < 50$			200 (4)	ps
t _{OUTDUTY}	Duty cycle for ClockLock or ClockBoost-generated clock		40	50	60	%

The VCCINT pins must always be connected to a 2.5-V power supply. With a 2.5-V V_{CCINT} level, input voltages are compatible with 2.5-V, 3.3-V, and 5.0-V inputs. The VCCIO pins can be connected to either a 2.5-V or 3.3-V power supply, depending on the output requirements. When the VCCIO pins are connected to a 2.5-V power supply, the output levels are compatible with 2.5-V systems. When the VCCIO pins are connected to a 3.3-V power supply, the output high is at 3.3 V and is therefore compatible with 3.3-V or 5.0-V systems. Devices operating with V_{CCIO} levels higher than 3.0 V achieve a faster timing delay of t_{OD2} instead of t_{OD1} .

Table 14. FLEX 10	KE Multi	/olt I/O Su	pport			
V _{CCIO} (V)	In	put Signal	(V)	Out	out Signal	I (V)
	2.5	3.3	5.0	2.5	3.3	5.0
2.5	\checkmark	✓(1)	✓(1)	 		
3.3	~	\checkmark	✓(1)	√ (2)	\checkmark	\checkmark

Table 14 summarizes FLEX 10KE MultiVolt I/O support.

Notes:

(1) The PCI clamping diode must be disabled to drive an input with voltages higher than $V_{\rm CCIO}$.

(2) When V_{CCIO} = 3.3 V, a FLEX 10KE device can drive a 2.5-V device that has 3.3-V tolerant inputs.

Open-drain output pins on FLEX 10KE devices (with a pull-up resistor to the 5.0-V supply) can drive 5.0-V CMOS input pins that require a $V_{\rm IH}$ of 3.5 V. When the open-drain pin is active, it will drive low. When the pin is inactive, the trace will be pulled up to 5.0 V by the resistor. The open-drain pin will only drive low or tri-state; it will never drive high. The rise time is dependent on the value of the pull-up resistor and load impedance. The I_{OL} current specification should be considered when selecting a pull-up resistor.

Power Sequencing & Hot-Socketing

Because FLEX 10KE devices can be used in a mixed-voltage environment, they have been designed specifically to tolerate any possible power-up sequence. The $V_{\rm CCIO}$ and $V_{\rm CCINT}$ power planes can be powered in any order.


Signals can be driven into FLEX 10KE devices before and during power up without damaging the device. Additionally, FLEX 10KE devices do not drive out during power up. Once operating conditions are reached, FLEX 10KE devices operate as specified by the user.

Table 2	3. FLEX 10KE Device Capacit	ance Note (14)			
Symbol	Parameter	Conditions	Min	Max	Unit
C _{IN}	Input capacitance	V _{IN} = 0 V, f = 1.0 MHz		10	pF
C _{INCLK}	Input capacitance on dedicated clock pin	V _{IN} = 0 V, f = 1.0 MHz		12	pF
C _{OUT}	Output capacitance	V _{OUT} = 0 V, f = 1.0 MHz		10	pF

Notes to tables:

- (1) See the Operating Requirements for Altera Devices Data Sheet.
- (2) Minimum DC input voltage is -0.5 V. During transitions, the inputs may undershoot to -2.0 V for input currents less than 100 mA and periods shorter than 20 ns.
- (3) Numbers in parentheses are for industrial-temperature-range devices.
- (4) Maximum V_{CC} rise time is 100 ms, and V_{CC} must rise monotonically.
- (5) All pins, including dedicated inputs, clock, I/O, and JTAG pins, may be driven before V_{CCINT} and V_{CCIO} are powered.
- (6) Typical values are for $T_A = 25^{\circ}$ C, $V_{CCINT} = 2.5$ V, and $V_{CCIO} = 2.5$ V or 3.3 V.
- (7) These values are specified under the FLEX 10KE Recommended Operating Conditions shown in Tables 20 and 21.
 (8) The FLEX 10KE input buffers are compatible with 2.5-V, 3.3-V (LVTTL and LVCMOS), and 5.0-V TTL and CMOS
- signals. Additionally, the input buffers are 3.3-V PCI compliant when V_{CCIO} and V_{CCINT} meet the relationship shown in Figure 22.
- (9) The I_{OH} parameter refers to high-level TTL, PCI, or CMOS output current.
- (10) The I_{OL} parameter refers to low-level TTL, PCI, or CMOS output current. This parameter applies to open-drain pins as well as output pins.
- (11) This value is specified for normal device operation. The value may vary during power-up.
- (12) This parameter applies to -1 speed-grade commercial-temperature devices and -2 speed-grade-industrial temperature devices.
- (13) Pin pull-up resistance values will be lower if the pin is driven higher than V_{CCIO} by an external source.
- (14) Capacitance is sample-tested only.

Figure 25. FLEX 10KE Device LE Timing Model







Figure 26. FLEX 10KE Device IOE Timing Model

Figure 27. FLEX 10KE Device EAB Timing Model



Symbol	Parameter					
t _{DIN2IOE}	Delay from dedicated input pin to IOE control input	(7)				
t _{DIN2LE}	Delay from dedicated input pin to LE or EAB control input	(7)				
t _{DCLK2IOE}	Delay from dedicated clock pin to IOE clock	(7)				
t _{DCLK2LE}	Delay from dedicated clock pin to LE or EAB clock	(7)				
t _{DIN2DATA}	Delay from dedicated input or clock to LE or EAB data	(7)				
t _{SAMELAB}	Routing delay for an LE driving another LE in the same LAB					
t _{SAMEROW}	Routing delay for a row IOE, LE, or EAB driving a row IOE, LE, or EAB in the same row	(7)				
t _{SAMECOLUMN}	Routing delay for an LE driving an IOE in the same column	(7)				
t _{DIFFROW}	Routing delay for a column IOE, LE, or EAB driving an LE or EAB in a different row	(7)				
t _{TWOROWS}	Routing delay for a row IOE or EAB driving an LE or EAB in a different row	(7)				
t _{LEPERIPH}	Routing delay for an LE driving a control signal of an IOE via the peripheral control bus	(7)				
t _{LABCARRY}	Routing delay for the carry-out signal of an LE driving the carry-in signal of a different LE in a different LAB					
t _{LABCASC}	Routing delay for the cascade-out signal of an LE driving the cascade-in signal of a different LE in a different LAB					

Table 29. Ex	ternal Timing Parameters	
Symbol	Parameter	Conditions
t _{DRR}	Register-to-register delay via four LEs, three row interconnects, and four local interconnects	(8)
t _{INSU}	Setup time with global clock at IOE register	(9)
t _{INH}	Hold time with global clock at IOE register	(9)
t _{outco}	Clock-to-output delay with global clock at IOE register	(9)
t _{PCISU}	Setup time with global clock for registers used in PCI designs	(9),(10)
t _{PCIH}	Hold time with global clock for registers used in PCI designs	(9),(10)
t _{PCICO}	Clock-to-output delay with global clock for registers used in PCI designs	(9),(10)

Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit
	Min	Max	Min	Max	Min	Max	
t _{EABAA}		6.4		7.6		8.8	ns
t _{EABRCOMB}	6.4		7.6		8.8		ns
t _{EABRCREG}	4.4		5.1		6.0		ns
t _{EABWP}	2.5		2.9		3.3		ns
t _{EABWCOMB}	6.0		7.0		8.0		ns
t _{EABWCREG}	6.8		7.8		9.0		ns
t _{EABDD}		5.7		6.7		7.7	ns
t _{EABDATACO}		0.8		0.9		1.1	ns
t _{EABDATASU}	1.5		1.7		2.0		ns
t _{EABDATAH}	0.0		0.0		0.0		ns
t _{EABWESU}	1.3		1.4		1.7		ns
t _{EABWEH}	0.0		0.0		0.0		ns
t _{EABWDSU}	1.5		1.7		2.0		ns
t _{EABWDH}	0.0		0.0		0.0		ns
t _{EABWASU}	3.0		3.6		4.3		ns
t _{EABWAH}	0.5		0.5		0.4		ns
t _{EABWO}		5.1		6.0		6.8	ns

Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit
	Min	Мах	Min	Max	Min	Max	
t _{EABAA}		6.4		7.6		10.2	ns
t _{EABRCOMB}	6.4		7.6		10.2		ns
t _{EABRCREG}	4.4		5.1		7.0		ns
t _{EABWP}	2.5		2.9		3.9		ns
t _{EABWCOMB}	6.0		7.0		9.5		ns
t _{EABWCREG}	6.8		7.8		10.6		ns
t _{EABDD}		5.7		6.7		9.0	ns
t _{EABDATACO}		0.8		0.9		1.3	ns
t _{EABDATASU}	1.5		1.7		2.3		ns
t _{EABDATAH}	0.0		0.0		0.0		ns
t _{EABWESU}	1.3		1.4		2.0		ns
t _{EABWEH}	0.0		0.0		0.0		ns
t _{EABWDSU}	1.5		1.7		2.3		ns
t _{EABWDH}	0.0		0.0		0.0		ns
t _{EABWASU}	3.0		3.6		4.8		ns
t _{EABWAH}	0.5		0.5		0.8		ns
t _{EABWO}		5.1		6.0		8.1	ns

Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit
	Min	Max	Min	Max	Min	Max	
t _{DIN2IOE}		3.5		4.3		5.6	ns
t _{DIN2LE}		2.1		2.5		3.4	ns
t _{DIN2DATA}		2.2		2.4		3.1	ns
t _{DCLK2IOE}		2.9		3.5		4.7	ns
t _{DCLK2LE}		2.1		2.5		3.4	ns
t _{SAMELAB}		0.1		0.1		0.2	ns
t _{SAMEROW}		1.1		1.1		1.5	ns
t _{SAME} COLUMN		0.8		1.0		1.3	ns
t _{DIFFROW}		1.9		2.1		2.8	ns
t _{TWOROWS}		3.0		3.2		4.3	ns
t _{LEPERIPH}		3.1		3.3		3.7	ns
t _{LABCARRY}		0.1		0.1		0.2	ns
t _{LABCASC}		0.3		0.3		0.5	ns

Table 43. EPF10	K50E Externa	l Timing Pai	rameters	Notes (1), ((2)		
Symbol	-1 Speed Grade		-2 Spee	-2 Speed Grade		-3 Speed Grade	
	Min	Max	Min	Max	Min	Max	
t _{DRR}		8.5		10.0		13.5	ns
t _{INSU}	2.7		3.2		4.3		ns
t _{INH}	0.0		0.0		0.0		ns
t _{оитсо}	2.0	4.5	2.0	5.2	2.0	7.3	ns
t _{PCISU}	3.0		4.2		-		ns
t _{PCIH}	0.0		0.0		-		ns
t _{PCICO}	2.0	6.0	2.0	7.7	-	-	ns

 Table 44. EPF10K50E External Bidirectional Timing Parameters
 Notes (1), (2)

Symbol	-1 Spee	ed Grade	-2 Spee	d Grade	-3 Spee	ed Grade	Unit
	Min	Max	Min	Max	Min	Max	
t _{INSUBIDIR}	2.7		3.2		4.3		ns
t _{INHBIDIR}	0.0		0.0		0.0		ns
t _{OUTCOBIDIR}	2.0	4.5	2.0	5.2	2.0	7.3	ns
t _{XZBIDIR}		6.8		7.8		10.1	ns
t _{ZXBIDIR}		6.8		7.8		10.1	ns

Notes to tables:

(1) All timing parameters are described in Tables 24 through 30 in this data sheet.

(2) These parameters are specified by characterization.

Tables 45 through 51 show EPF10K100E device internal and external timing parameters.

Table 45. EPF10	K100E Devic	e LE Timing	Microparam	eters No	te (1)		
Symbol	-1 Spee	-1 Speed Grade		-2 Speed Grade		d Grade	Unit
	Min	Max	Min	Max	Min	Max	
t _{LUT}		0.7		1.0		1.5	ns
t _{CLUT}		0.5		0.7		0.9	ns
t _{RLUT}		0.6		0.8		1.1	ns
t _{PACKED}		0.3		0.4		0.5	ns
t _{EN}		0.2		0.3		0.3	ns
t _{CICO}		0.1		0.1		0.2	ns
t _{CGEN}		0.4		0.5		0.7	ns

Symbol	-1 Speed Grade		-2 Speed Grade		-3 Spee	Unit	
	Min	Max	Min	Max	Min	Max	
t _{EABWCOMB}	5.9		7.7		10.3		ns
t _{EABWCREG}	5.4		7.0		9.4		ns
t _{EABDD}		3.4		4.5		5.9	ns
t _{EABDATACO}		0.5		0.7		0.8	ns
t _{EABDATASU}	0.8		1.0		1.4		ns
t _{EABDATAH}	0.1		0.1		0.2		ns
t _{EABWESU}	1.1		1.4		1.9		ns
t _{EABWEH}	0.0		0.0		0.0		ns
t _{EABWDSU}	1.0		1.3		1.7		ns
t _{EABWDH}	0.2		0.2		0.3		ns
t _{EABWASU}	4.1		5.2		6.8		ns
t _{EABWAH}	0.0		0.0		0.0		ns
t _{EABWO}		3.4		4.5		5.9	ns

 Table 49. EPF10K100E Device Interconnect Timing Microparameters
 Note (1)

			-					
Symbol	-1 Spee	ed Grade	-2 Spee	d Grade	-3 Speed Grade		Unit	
	Min	Max	Min	Max	Min	Max		
t _{DIN2IOE}		3.1		3.6		4.4	ns	
t _{DIN2LE}		0.3		0.4		0.5	ns	
t _{DIN2DATA}		1.6		1.8		2.0	ns	
t _{DCLK2IOE}		0.8		1.1		1.4	ns	
t _{DCLK2LE}		0.3		0.4		0.5	ns	
t _{SAMELAB}		0.1		0.1		0.2	ns	
t _{SAMEROW}		1.5		2.5		3.4	ns	
t _{SAMECOLUMN}		0.4		1.0		1.6	ns	
t _{DIFFROW}		1.9		3.5		5.0	ns	
t _{TWOROWS}		3.4		6.0		8.4	ns	
t _{LEPERIPH}		4.3		5.4		6.5	ns	
t _{LABCARRY}		0.5		0.7		0.9	ns	
t _{LABCASC}		0.8		1.0		1.4	ns	

Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit
	Min	Max	Min	Max	Min	Мах	
t _{EABWCOMB}	6.7		8.1		10.7		ns
t _{EABWCREG}	6.6		8.0		10.6		ns
t _{EABDD}		4.0		5.1		6.7	ns
t _{EABDATACO}		0.8		1.0		1.3	ns
t _{EABDATASU}	1.3		1.6		2.1		ns
t _{EABDATAH}	0.0		0.0		0.0		ns
t _{EABWESU}	0.9		1.1		1.5		ns
t _{EABWEH}	0.4		0.5		0.6		ns
t _{EABWDSU}	1.5		1.8		2.4		ns
t _{EABWDH}	0.0		0.0		0.0		ns
t _{EABWASU}	3.0		3.6		4.7		ns
t _{EABWAH}	0.4		0.5		0.7		ns
t _{EABWO}		3.4		4.4		5.8	ns

 Table 63. EPF10K200E Device Interconnect Timing Microparameters
 Note (1)

Symbol	-1 Spee	ed Grade	-2 Spee	d Grade	-3 Speed Grade		Unit	
	Min	Max	Min	Max	Min	Max		
t _{DIN2IOE}		4.2		4.6		5.7	ns	
t _{DIN2LE}		1.7		1.7		2.0	ns	
t _{DIN2DATA}		1.9		2.1		3.0	ns	
t _{DCLK2IOE}		2.5		2.9		4.0	ns	
t _{DCLK2LE}		1.7		1.7		2.0	ns	
t _{SAMELAB}		0.1		0.1		0.2	ns	
t _{SAMEROW}		2.3		2.6		3.6	ns	
t _{SAMECOLUMN}		2.5		2.7		4.1	ns	
t _{DIFFROW}		4.8		5.3		7.7	ns	
t _{TWOROWS}		7.1		7.9		11.3	ns	
t _{LEPERIPH}		7.0		7.6		9.0	ns	
t _{LABCARRY}		0.1		0.1		0.2	ns	
t _{LABCASC}		0.9		1.0		1.4	ns	

Symbol	-1 Spee	d Grade	-2 Speed Grade		-3 Spee	d Grade	Unit
	Min	Max	Min	Max	Min	Max	
t _{EABAA}		3.9		6.4		8.4	ns
t _{EABRCOMB}	3.9		6.4		8.4		ns
t _{EABRCREG}	3.6		5.7		7.6		ns
t _{EABWP}	2.1		4.0		5.3		ns
t _{EABWCOMB}	4.8		8.1		10.7		ns
t _{EABWCREG}	5.4		8.0		10.6		ns
t _{EABDD}		3.8		5.1		6.7	ns
t _{EABDATACO}		0.8		1.0		1.3	ns
t _{EABDATASU}	1.1		1.6		2.1		ns
t _{EABDATAH}	0.0		0.0		0.0		ns
t _{EABWESU}	0.7		1.1		1.5		ns
t _{EABWEH}	0.4		0.5		0.6		ns
t _{EABWDSU}	1.2		1.8		2.4		ns
t _{EABWDH}	0.0		0.0		0.0		ns
t _{EABWASU}	1.9		3.6		4.7		ns
t _{EABWAH}	0.8		0.5		0.7		ns
t _{EABWO}		3.1		4.4		5.8	ns

Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit
	Min	Мах	Min	Мах	Min	Max	
t _{DIN2IOE}		4.4		4.8		5.5	ns
t _{DIN2LE}		0.6		0.6		0.9	ns
t _{DIN2DATA}		1.8		2.1		2.8	ns
t _{DCLK2IOE}		1.7		2.0		2.8	ns
t _{DCLK2LE}		0.6		0.6		0.9	ns
t _{SAMELAB}		0.1		0.1		0.2	ns
t _{SAMEROW}		3.0		4.6		5.7	ns
t _{SAME} COLUMN		3.5		4.9		6.4	ns
t _{DIFFROW}		6.5		9.5		12.1	ns
t _{TWOROWS}		9.5		14.1		17.8	ns
t _{LEPERIPH}		5.5		6.2		7.2	ns
t _{LABCARRY}		0.3		0.1		0.2	ns

During initialization, which occurs immediately after configuration, the device resets registers, enables I/O pins, and begins to operate as a logic device. The I/O pins are tri-stated during power-up, and before and during configuration. Together, the configuration and initialization processes are called *command mode*; normal device operation is called *user mode*.

SRAM configuration elements allow FLEX 10KE devices to be reconfigured in-circuit by loading new configuration data into the device. Real-time reconfiguration is performed by forcing the device into command mode with a device pin, loading different configuration data, reinitializing the device, and resuming user-mode operation. The entire reconfiguration process requires less than 85 ms and can be used to reconfigure an entire system dynamically. In-field upgrades can be performed by distributing new configuration files.

Before and during configuration, all I/O pins (except dedicated inputs, clock, or configuration pins) are pulled high by a weak pull-up resistor.

Programming Files

Despite being function- and pin-compatible, FLEX 10KE devices are not programming- or configuration file-compatible with FLEX 10K or FLEX 10KA devices. A design therefore must be recompiled before it is transferred from a FLEX 10K or FLEX 10KA device to an equivalent FLEX 10KE device. This recompilation should be performed both to create a new programming or configuration file and to check design timing in FLEX 10KE devices, which has different timing characteristics than FLEX 10K or FLEX 10KA devices.

FLEX 10KE devices are generally pin-compatible with equivalent FLEX 10KA devices. In some cases, FLEX 10KE devices have fewer I/O pins than the equivalent FLEX 10KA devices. Table 81 shows which FLEX 10KE devices have fewer I/O pins than equivalent FLEX 10KA devices. However, power, ground, JTAG, and configuration pins are the same on FLEX 10KA and FLEX 10KE devices, enabling migration from a FLEX 10KA design to a FLEX 10KE design.



101 Innovation Drive San Jose, CA 95134 (408) 544-7000 http://www.altera.com Applications Hotline: (800) 800-EPLD Literature Services: lit_reg@altera.com Copyright © 2003 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of Altera Corporation in the U.S. and other countries. All other product or service names are the property of their respective holders. Altera products are protected under numerous U.S. and foreign patents and pending

applications, maskwork rights, and copyrights. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera Corporation. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.



Altera Corporation



100