
# E·XFL

# Intel - EPF10K30EFC484-2X Datasheet



Welcome to <u>E-XFL.COM</u>

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

### Details

Details	
Product Status	Obsolete
Number of LABs/CLBs	216
Number of Logic Elements/Cells	1728
Total RAM Bits	24576
Number of I/O	220
Number of Gates	119000
Voltage - Supply	2.375V ~ 2.625V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 70°C (TA)
Package / Case	484-BBGA
Supplier Device Package	484-FBGA (23x23)
Purchase URL	https://www.e-xfl.com/product-detail/intel/epf10k30efc484-2x

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table 2. FLEX 10KE Device Features							
Feature	EPF10K100E (2)	EPF10K130E	EPF10K200E EPF10K200S				
Typical gates (1)	100,000	130,000	200,000				
Maximum system gates	257,000	342,000	513,000				
Logic elements (LEs)	4,992	6,656	9,984				
EABs	12	16	24				
Total RAM bits	49,152	65,536	98,304				
Maximum user I/O pins	338	413	470				

#### Note to tables:

- (1) The embedded IEEE Std. 1149.1 JTAG circuitry adds up to 31,250 gates in addition to the listed typical or maximum system gates.
- (2) New EPF10K100B designs should use EPF10K100E devices.

# ...and More

- Fabricated on an advanced process and operate with a 2.5-V internal supply voltage
- In-circuit reconfigurability (ICR) via external configuration devices, intelligent controller, or JTAG port
- ClockLock<sup>™</sup> and ClockBoost<sup>™</sup> options for reduced clock \_ delay/skew and clock multiplication
- Built-in low-skew clock distribution trees
- 100% functional testing of all devices; test vectors or scan chains are not required
- Pull-up on I/O pins before and during configuration
- Flexible interconnect
  - FastTrack<sup>®</sup> Interconnect continuous routing structure for fast, predictable interconnect delays
  - Dedicated carry chain that implements arithmetic functions such as fast adders, counters, and comparators (automatically used by software tools and megafunctions)
  - Dedicated cascade chain that implements high-speed, high-fan-in logic functions (automatically used by software tools and megafunctions)
  - Tri-state emulation that implements internal tri-state buses
  - Up to six global clock signals and four global clear signals
  - Powerful I/O pins
    - Individual tri-state output enable control for each pin
    - Open-drain option on each I/O pin
    - Programmable output slew-rate control to reduce switching noise
    - Clamp to V<sub>CCIO</sub> user-selectable on a pin-by-pin basis
    - Supports hot-socketing

Table 4. FLEX 10KE Package Sizes										
Device	144- Pin TQFP	208-Pin PQFP	240-Pin PQFP RQFP	256-Pin FineLine BGA	356- Pin BGA	484-Pin FineLine BGA	599-Pin PGA	600- Pin BGA	672-Pin FineLine BGA	
Pitch (mm)	0.50	0.50	0.50	1.0	1.27	1.0	-	1.27	1.0	
Area (mm <sup>2</sup> )	484	936	1,197	289	1,225	529	3,904	2,025	729	
$\begin{array}{l} \text{Length} \times \text{width} \\ \text{(mm} \times \text{mm)} \end{array}$	22 × 22	30.6×30.6	34.6×34.6	17 × 17	35×35	23 × 23	62.5 × 62.5	45×45	27 × 27	

# General Description

Altera FLEX 10KE devices are enhanced versions of FLEX 10K devices. Based on reconfigurable CMOS SRAM elements, the FLEX architecture incorporates all features necessary to implement common gate array megafunctions. With up to 200,000 typical gates, FLEX 10KE devices provide the density, speed, and features to integrate entire systems, including multiple 32-bit buses, into a single device.

The ability to reconfigure FLEX 10KE devices enables 100% testing prior to shipment and allows the designer to focus on simulation and design verification. FLEX 10KE reconfigurability eliminates inventory management for gate array designs and generation of test vectors for fault coverage.

Table 5 shows FLEX 10KE performance for some common designs. All performance values were obtained with Synopsys DesignWare or LPM functions. Special design techniques are not required to implement the applications; the designer simply infers or instantiates a function in a Verilog HDL, VHDL, Altera Hardware Description Language (AHDL), or schematic design file.

For more information on FLEX device configuration, see the following documents:

- Configuration Devices for APEX & FLEX Devices Data Sheet
- BitBlaster Serial Download Cable Data Sheet
- ByteBlasterMV Parallel Port Download Cable Data Sheet
- MasterBlaster Download Cable Data Sheet
- Application Note 116 (Configuring APEX 20K, FLEX 10K, & FLEX 6000 Devices)

FLEX 10KE devices are supported by the Altera development systems, which are integrated packages that offer schematic, text (including AHDL), and waveform design entry, compilation and logic synthesis, full simulation and worst-case timing analysis, and device configuration. The Altera software provides EDIF 2 0 0 and 3 0 0, LPM, VHDL, Verilog HDL, and other interfaces for additional design entry and simulation support from other industry-standard PC- and UNIX workstation-based EDA tools.


The Altera software works easily with common gate array EDA tools for synthesis and simulation. For example, the Altera software can generate Verilog HDL files for simulation with tools such as Cadence Verilog-XL. Additionally, the Altera software contains EDA libraries that use devicespecific features such as carry chains, which are used for fast counter and arithmetic functions. For instance, the Synopsys Design Compiler library supplied with the Altera development system includes DesignWare functions that are optimized for the FLEX 10KE architecture.

The Altera development system runs on Windows-based PCs and Sun SPARCstation, and HP 9000 Series 700/800.



See the MAX+PLUS II Programmable Logic Development System & Software Data Sheet and the Quartus Programmable Logic Development System & Software Data Sheet for more information. The EAB can also be used for bidirectional, dual-port memory applications where two ports read or write simultaneously. To implement this type of dual-port memory, two EABs are used to support two simultaneous read or writes.

Alternatively, one clock and clock enable can be used to control the input registers of the EAB, while a different clock and clock enable control the output registers (see Figure 2).



#### Notes:

- (1) All registers can be asynchronously cleared by EAB local interconnect signals, global signals, or the chip-wide reset.
- (2) EPF10K30E and EPF10K50E devices have 88 EAB local interconnect channels; EPF10K100E, EPF10K130E, and EPF10K200E devices have 104 EAB local interconnect channels.

#### LE Operating Modes

The FLEX 10KE LE can operate in the following four modes:


- Normal mode
- Arithmetic mode
- Up/down counter mode
- Clearable counter mode

Each of these modes uses LE resources differently. In each mode, seven available inputs to the LE—the four data inputs from the LAB local interconnect, the feedback from the programmable register, and the carry-in and cascade-in from the previous LE—are directed to different destinations to implement the desired logic function. Three inputs to the LE provide clock, clear, and preset control for the register. The Altera software, in conjunction with parameterized functions such as LPM and DesignWare functions, automatically chooses the appropriate mode for common functions such as counters, adders, and multipliers. If required, the designer can also create special-purpose functions that use a specific LE operating mode for optimal performance.


The architecture provides a synchronous clock enable to the register in all four modes. The Altera software can set DATA1 to enable the register synchronously, providing easy implementation of fully synchronous designs.




# Figure 11. FLEX 10KE LE Operating Modes











#### **Clearable Counter Mode**








## I/O Element

An IOE contains a bidirectional I/O buffer and a register that can be used either as an input register for external data that requires a fast setup time, or as an output register for data that requires fast clock-to-output performance. In some cases, using an LE register for an input register will result in a faster setup time than using an IOE register. IOEs can be used as input, output, or bidirectional pins. For bidirectional registered I/O implementation, the output register should be in the IOE, and the data input and output enable registers should be LE registers placed adjacent to the bidirectional pin. The Altera Compiler uses the programmable inversion option to invert signals from the row and column interconnect automatically where appropriate. Figure 15 shows the bidirectional I/O registers.

Figure 15. FLEX 10KE Bidirectional I/O Registers



#### Note:

(1) All FLEX 10KE devices (except the EPF10K50E and EPF10K200E devices) have a programmable input delay buffer on the input path.

#### **Altera Corporation**

Row-to-IOE Connections

When an IOE is used as an input signal, it can drive two separate row channels. The signal is accessible by all LEs within that row. When an IOE is used as an output, the signal is driven by a multiplexer that selects a signal from the row channels. Up to eight IOEs connect to each side of each row channel (see Figure 16).

## Figure 16. FLEX 10KE Row-to-IOE Connections The values for m and n are provided in Table 10.

m loe1




Table 10 lists the FLEX 10KE row-to-IOE interco	onnect resources.
---	-------------------

Table 10. FLEX 10KE Row-to-IOE Interconnect Resources							
Device	Channels per Row (n)	Row Channels per Pin (m)					
EPF10K30E	216	27					
EPF10K50E	216	27					
EPF10K50S							
EPF10K100E	312	39					
EPF10K130E	312	39					
EPF10K200E	312	39					
EPF10K200S							

 $\bigcirc$ 

# ClockLock & ClockBoost Features

To support high-speed designs, FLEX 10KE devices offer optional ClockLock and ClockBoost circuitry containing a phase-locked loop (PLL) used to increase design speed and reduce resource usage. The ClockLock circuitry uses a synchronizing PLL that reduces the clock delay and skew within a device. This reduction minimizes clock-to-output and setup times while maintaining zero hold times. The ClockBoost circuitry, which provides a clock multiplier, allows the designer to enhance device area efficiency by resource sharing within the device. The ClockBoost feature allows the designer to distribute a low-speed clock and multiply that clock on-device. Combined, the ClockLock and ClockBoost features provide significant improvements in system performance and bandwidth.

All FLEX 10KE devices, except EPF10K50E and EPF10K200E devices, support ClockLock and ClockBoost circuitry. EPF10K50S and EPF10K200S devices support this circuitry. Devices that support Clock-Lock and ClockBoost circuitry are distinguished with an "X" suffix in the ordering code; for instance, the EPF10K200SFC672-1X device supports this circuit.

The ClockLock and ClockBoost features in FLEX 10KE devices are enabled through the Altera software. External devices are not required to use these features. The output of the ClockLock and ClockBoost circuits is not available at any of the device pins.

The ClockLock and ClockBoost circuitry locks onto the rising edge of the incoming clock. The circuit output can drive the clock inputs of registers only; the generated clock cannot be gated or inverted.

The dedicated clock pin (GCLK1) supplies the clock to the ClockLock and ClockBoost circuitry. When the dedicated clock pin is driving the ClockLock or ClockBoost circuitry, it cannot drive elsewhere in the device.

For designs that require both a multiplied and non-multiplied clock, the clock trace on the board can be connected to the GCLK1 pin. In the Altera software, the GCLK1 pin can feed both the ClockLock and ClockBoost circuitry in the FLEX 10KE device. However, when both circuits are used, the other clock pin cannot be used.

Tables 12 and 13 summarize the ClockLock and ClockBoost parameters for -1 and -2 speed-grade devices, respectively.

Symbol	Parameter	Condition	Min	Тур	Max	Unit
t <sub>R</sub>	Input rise time				5	ns
t <sub>F</sub>	Input fall time				5	ns
t <sub>INDUTY</sub>	Input duty cycle		40		60	%
f <sub>CLK1</sub>	Input clock frequency (ClockBoost clock multiplication factor equals 1)		25		180	MHz
f <sub>CLK2</sub>	Input clock frequency (ClockBoost clock multiplication factor equals 2)		16		90	MHz
f <sub>CLKDEV</sub>	Input deviation from user specification in the MAX+PLUS II software (1)				25,000 (2)	PPM
t <sub>INCLKSTB</sub>	Input clock stability (measured between adjacent clocks)				100	ps
t <sub>LOCK</sub>	Time required for ClockLock or ClockBoost to acquire lock $(3)$				10	μs
t <sub>JITTER</sub>	Jitter on ClockLock or ClockBoost-	$t_{INCLKSTB} < 100$			250	ps
UNIER	generated clock (4)	$t_{INCLKSTB} < 50$			200 (4)	ps
t <sub>OUTDUTY</sub>	Duty cycle for ClockLock or ClockBoost-generated clock		40	50	60	%


Table 20. 2.5-V EPF10K50E & EPF10K200E Device Recommended Operating Conditions								
Symbol	Parameter	Conditions	Min	Мах	Unit			
V <sub>CCINT</sub>	Supply voltage for internal logic and input buffers	(3), (4)	2.30 (2.30)	2.70 (2.70)	V			
V <sub>CCIO</sub>	Supply voltage for output buffers, 3.3-V operation	(3), (4)	3.00 (3.00)	3.60 (3.60)	V			
	Supply voltage for output buffers, 2.5-V operation	(3), (4)	2.30 (2.30)	2.70 (2.70)	V			
VI	Input voltage	(5)	-0.5	5.75	V			
Vo	Output voltage		0	V <sub>CCIO</sub>	V			
Τ <sub>A</sub>	Ambient temperature	For commercial use	0	70	°C			
		For industrial use	-40	85	°C			
TJ	Operating temperature	For commercial use	0	85	°C			
		For industrial use	-40	100	°C			
t <sub>R</sub>	Input rise time			40	ns			
t <sub>F</sub>	Input fall time			40	ns			

# *Table 21. 2.5-V EPF10K30E, EPF10K50S, EPF10K100E, EPF10K130E & EPF10K200S Device Recommended Operating Conditions*

Symbol	Parameter	Parameter Conditions		Мах	Unit	
V <sub>CCINT</sub>	Supply voltage for internal logic and input buffers	(3), (4)	2.375 (2.375)	2.625 (2.625)	V	
V <sub>CCIO</sub>	Supply voltage for output buffers, 3.3-V operation	(3), (4)	3.00 (3.00)	3.60 (3.60)	V	
	Supply voltage for output buffers, 2.5-V operation	(3), (4)	2.375 (2.375)	2.625 (2.625)	V	
VI	Input voltage	(5)	-0.5	5.75	V	
Vo	Output voltage		0	V <sub>CCIO</sub>	V	
Τ <sub>A</sub>	Ambient temperature	For commercial use	0	70	°C	
		For industrial use	-40	85	°C	
Τ <sub>J</sub>	Operating temperature	For commercial use	0	85	°C	
		For industrial use	-40	100	°C	
t <sub>R</sub>	Input rise time			40	ns	
t <sub>F</sub>	Input fall time			40	ns	

Timing simulation and delay prediction are available with the Altera Simulator and Timing Analyzer, or with industry-standard EDA tools. The Simulator offers both pre-synthesis functional simulation to evaluate logic design accuracy and post-synthesis timing simulation with 0.1-ns resolution. The Timing Analyzer provides point-to-point timing delay information, setup and hold time analysis, and device-wide performance analysis.

Figure 24 shows the overall timing model, which maps the possible paths to and from the various elements of the FLEX 10KE device.



Figures 25 through 28 show the delays that correspond to various paths and functions within the LE, IOE, EAB, and bidirectional timing models.

Symbol	Parameter	Conditions
t <sub>EABDATA1</sub>	Data or address delay to EAB for combinatorial input	
t <sub>EABDATA2</sub>	Data or address delay to EAB for registered input	
t <sub>EABWE1</sub>	Write enable delay to EAB for combinatorial input	
t <sub>EABWE2</sub>	Write enable delay to EAB for registered input	
t <sub>EABRE1</sub>	Read enable delay to EAB for combinatorial input	
t <sub>EABRE2</sub>	Read enable delay to EAB for registered input	
t <sub>EABCLK</sub>	EAB register clock delay	
t <sub>EABCO</sub>	EAB register clock-to-output delay	
t <sub>EABBYPASS</sub>	Bypass register delay	
t <sub>EABSU</sub>	EAB register setup time before clock	
t <sub>EABH</sub>	EAB register hold time after clock	
t <sub>EABCLR</sub>	EAB register asynchronous clear time to output delay	
t <sub>AA</sub>	Address access delay (including the read enable to output delay)	
t <sub>WP</sub>	Write pulse width	
t <sub>RP</sub>	Read pulse width	
t <sub>WDSU</sub>	Data setup time before falling edge of write pulse	(5)
t <sub>WDH</sub>	Data hold time after falling edge of write pulse	(5)
t <sub>WASU</sub>	Address setup time before rising edge of write pulse	(5)
t <sub>WAH</sub>	Address hold time after falling edge of write pulse	(5)
t <sub>RASU</sub>	Address setup time with respect to the falling edge of the read enable	
t <sub>RAH</sub>	Address hold time with respect to the falling edge of the read enable	
t <sub>WO</sub>	Write enable to data output valid delay	
t <sub>DD</sub>	Data-in to data-out valid delay	
t <sub>EABOUT</sub>	Data-out delay	
t <sub>EABCH</sub>	Clock high time	
t <sub>EABCL</sub>	Clock low time	

Table 43. EPF10	K50E Externa	l Timing Pai	rameters	Notes (1), (	(2)			
Symbol	-1 Spee	-1 Speed Grade		-2 Speed Grade		ed Grade	Unit	
	Min	Max	Min	Max	Min	Max		
t <sub>DRR</sub>		8.5		10.0		13.5	ns	
t <sub>INSU</sub>	2.7		3.2		4.3		ns	
t <sub>INH</sub>	0.0		0.0		0.0		ns	
t <sub>оитсо</sub>	2.0	4.5	2.0	5.2	2.0	7.3	ns	
t <sub>PCISU</sub>	3.0		4.2		-		ns	
t <sub>PCIH</sub>	0.0		0.0		-		ns	
t <sub>PCICO</sub>	2.0	6.0	2.0	7.7	-	-	ns	

 Table 44. EPF10K50E External Bidirectional Timing Parameters
 Notes (1), (2)

Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit
	Min	Max	Min	Max	Min	Max	
t <sub>INSUBIDIR</sub>	2.7		3.2		4.3		ns
t <sub>INHBIDIR</sub>	0.0		0.0		0.0		ns
t <sub>OUTCOBIDIR</sub>	2.0	4.5	2.0	5.2	2.0	7.3	ns
t <sub>XZBIDIR</sub>		6.8		7.8		10.1	ns
t <sub>ZXBIDIR</sub>		6.8		7.8		10.1	ns

#### Notes to tables:

(1) All timing parameters are described in Tables 24 through 30 in this data sheet.

(2) These parameters are specified by characterization.

Tables 45 through 51 show EPF10K100E device internal and external timing parameters.

Table 45. EPF10K100E Device LE Timing Microparameters       Note (1)								
Symbol	-1 Spee	-1 Speed Grade -2 Speed Grade -3 Speed Grade		-1 Speed Grade		2 Speed Grade -3 Speed Grade		Unit
	Min	Max	Min	Max	Min	Max		
t <sub>LUT</sub>		0.7		1.0		1.5	ns	
t <sub>CLUT</sub>		0.5		0.7		0.9	ns	
t <sub>RLUT</sub>		0.6		0.8		1.1	ns	
t <sub>PACKED</sub>		0.3		0.4		0.5	ns	
t <sub>EN</sub>		0.2		0.3		0.3	ns	
t <sub>CICO</sub>		0.1		0.1		0.2	ns	
t <sub>CGEN</sub>		0.4		0.5		0.7	ns	

Symbol	-1 Speed Grade		-2 Speed Grade		-3 Spee	d Grade	Unit
	Min	Max	Min	Max	Min	Max	
t <sub>EABDATA1</sub>		1.5		2.0		2.6	ns
t <sub>EABDATA1</sub>		0.0		0.0		0.0	ns
t <sub>EABWE1</sub>		1.5		2.0		2.6	ns
t <sub>EABWE2</sub>		0.3		0.4		0.5	ns
t <sub>EABRE1</sub>		0.3		0.4		0.5	ns
t <sub>EABRE2</sub>		0.0		0.0		0.0	ns
t <sub>EABCLK</sub>		0.0		0.0		0.0	ns
t <sub>EABCO</sub>		0.3		0.4		0.5	ns
t <sub>EABBYPASS</sub>		0.1		0.1		0.2	ns
t <sub>EABSU</sub>	0.8		1.0		1.4		ns
t <sub>EABH</sub>	0.1		0.1		0.2		ns
t <sub>EABCLR</sub>	0.3		0.4		0.5		ns
t <sub>AA</sub>		4.0		5.1		6.6	ns
t <sub>WP</sub>	2.7		3.5		4.7		ns
t <sub>RP</sub>	1.0		1.3		1.7		ns
t <sub>WDSU</sub>	1.0		1.3		1.7		ns
t <sub>WDH</sub>	0.2		0.2		0.3		ns
t <sub>WASU</sub>	1.6		2.1		2.8		ns
t <sub>WAH</sub>	1.6		2.1		2.8		ns
t <sub>RASU</sub>	3.0		3.9		5.2		ns
t <sub>RAH</sub>	0.1		0.1		0.2		ns
t <sub>WO</sub>		1.5		2.0		2.6	ns
t <sub>DD</sub>		1.5		2.0		2.6	ns
t <sub>EABOUT</sub>		0.2		0.3		0.3	ns
t <sub>EABCH</sub>	1.5		2.0		2.5		ns
t <sub>EABCL</sub>	2.7		3.5		4.7		ns

Table 48. EPF10K100E Device EAB Internal Timing Macroparameters (Part 1 of

2)	Note	(1)
-/		V . V

Symbol	-1 Speed Grade		-2 Spee	-2 Speed Grade		d Grade	Unit
	Min	Max	Min	Max	Min	Max	
t <sub>EABAA</sub>		5.9		7.6		9.9	ns
t <sub>EABRCOMB</sub>	5.9		7.6		9.9		ns
t <sub>EABRCREG</sub>	5.1		6.5		8.5		ns
t <sub>EABWP</sub>	2.7		3.5		4.7		ns

Symbol	-1 Speed Grade		-2 Spee	-2 Speed Grade		d Grade	Unit
	Min	Max	Min	Max	Min	Max	
t <sub>DRR</sub>		9.0		12.0		16.0	ns
t <sub>INSU</sub> (3)	2.0		2.5		3.3		ns
t <sub>INH</sub> (3)	0.0		0.0		0.0		ns
t <sub>оитсо</sub> (3)	2.0	5.2	2.0	6.9	2.0	9.1	ns
t <sub>INSU</sub> (4)	2.0		2.2		-		ns
t <sub>INH</sub> (4)	0.0		0.0		-		ns
t <sub>оитсо</sub> (4)	0.5	3.0	0.5	4.6	-	-	ns
t <sub>PCISU</sub>	3.0		6.2		-		ns
t <sub>PCIH</sub>	0.0		0.0		-		ns
t <sub>PCICO</sub>	2.0	6.0	2.0	6.9	-	_	ns

 Table 51. EPF10K100E External Bidirectional Timing Parameters
 Notes (1), (2)

Symbol	-1 Speed Grade		-2 Spee	d Grade	-3 Spee	d Grade	Unit
	Min	Max	Min	Max	Min	Max	
t <sub>INSUBIDIR</sub> (3)	1.7		2.5		3.3		ns
t <sub>inhbidir</sub> (3)	0.0		0.0		0.0		ns
t <sub>INSUBIDIR</sub> (4)	2.0		2.8		-		ns
t <sub>INHBIDIR</sub> (4)	0.0		0.0		-		ns
toutcobidir (3)	2.0	5.2	2.0	6.9	2.0	9.1	ns
t <sub>XZBIDIR</sub> (3)		5.6		7.5		10.1	ns
t <sub>ZXBIDIR</sub> (3)		5.6		7.5		10.1	ns
toutcobidir (4)	0.5	3.0	0.5	4.6	-	-	ns
t <sub>XZBIDIR</sub> (4)		4.6		6.5		-	ns
t <sub>ZXBIDIR</sub> (4)		4.6		6.5		-	ns

#### Notes to tables:

(1) All timing parameters are described in Tables 24 through 30 in this data sheet.

(2) These parameters are specified by characterization.

(3) This parameter is measured without the use of the ClockLock or ClockBoost circuits.

(4) This parameter is measured with the use of the ClockLock or ClockBoost circuits.

Symbol	-1 Speed Grade		-2 Speed Grade		-3 Spee	ed Grade	Unit
	Min	Max	Min	Max	Min	Max	
t <sub>EABDATA1</sub>		2.0		2.4		3.2	ns
t <sub>EABDATA1</sub>		0.4		0.5		0.6	ns
t <sub>EABWE1</sub>		1.4		1.7		2.3	ns
t <sub>EABWE2</sub>		0.0		0.0		0.0	ns
t <sub>EABRE1</sub>		0		0		0	ns
t <sub>EABRE2</sub>		0.4		0.5		0.6	ns
t <sub>EABCLK</sub>		0.0		0.0		0.0	ns
t <sub>EABCO</sub>		0.8		0.9		1.2	ns
t <sub>EABBYPASS</sub>		0.0		0.1		0.1	ns
t <sub>EABSU</sub>	0.9		1.1		1.5		ns
t <sub>EABH</sub>	0.4		0.5		0.6		ns
t <sub>EABCLR</sub>	0.8		0.9		1.2		ns
t <sub>AA</sub>		3.1		3.7		4.9	ns
t <sub>WP</sub>	3.3		4.0		5.3		ns
t <sub>RP</sub>	0.9		1.1		1.5		ns
t <sub>WDSU</sub>	0.9		1.1		1.5		ns
t <sub>WDH</sub>	0.1		0.1		0.1		ns
t <sub>WASU</sub>	1.3		1.6		2.1		ns
t <sub>WAH</sub>	2.1		2.5		3.3		ns
t <sub>RASU</sub>	2.2		2.6		3.5		ns
t <sub>RAH</sub>	0.1		0.1		0.2		ns
t <sub>WO</sub>		2.0		2.4		3.2	ns
t <sub>DD</sub>		2.0		2.4		3.2	ns
t <sub>EABOUT</sub>		0.0		0.1		0.1	ns
t <sub>EABCH</sub>	1.5		2.0		2.5		ns
t <sub>EABCL</sub>	3.3		4.0		5.3	İ	ns

Table 62. EPF10K200E Device EAB Internal Timing Macroparameters (Part 1 of 2)

Note	(1)
	(1)

Symbol	-1 Speed Grade		-2 Spee	-2 Speed Grade		d Grade	Unit
	Min	Max	Min	Max	Min	Max	
t <sub>EABAA</sub>		5.1		6.4		8.4	ns
t <sub>EABRCOMB</sub>	5.1		6.4		8.4		ns
t <sub>EABRCREG</sub>	4.8		5.7		7.6		ns
t <sub>EABWP</sub>	3.3		4.0		5.3		ns

Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit
	Min	Max	Min	Max	Min	Мах	
t <sub>EABWCOMB</sub>	6.7		8.1		10.7		ns
t <sub>EABWCREG</sub>	6.6		8.0		10.6		ns
t <sub>EABDD</sub>		4.0		5.1		6.7	ns
t <sub>EABDATACO</sub>		0.8		1.0		1.3	ns
t <sub>EABDATASU</sub>	1.3		1.6		2.1		ns
t <sub>EABDATAH</sub>	0.0		0.0		0.0		ns
t <sub>EABWESU</sub>	0.9		1.1		1.5		ns
t <sub>EABWEH</sub>	0.4		0.5		0.6		ns
t <sub>EABWDSU</sub>	1.5		1.8		2.4		ns
t <sub>EABWDH</sub>	0.0		0.0		0.0		ns
t <sub>EABWASU</sub>	3.0		3.6		4.7		ns
t <sub>EABWAH</sub>	0.4		0.5		0.7		ns
t <sub>EABWO</sub>		3.4		4.4		5.8	ns

 Table 63. EPF10K200E Device Interconnect Timing Microparameters
 Note (1)

Symbol	-1 Spee	ed Grade	-2 Spee	d Grade	-3 Spee	ed Grade	Unit
	Min	Max	Min	Max	Min	Max	
t <sub>DIN2IOE</sub>		4.2		4.6		5.7	ns
t <sub>DIN2LE</sub>		1.7		1.7		2.0	ns
t <sub>DIN2DATA</sub>		1.9		2.1		3.0	ns
t <sub>DCLK2IOE</sub>		2.5		2.9		4.0	ns
t <sub>DCLK2LE</sub>		1.7		1.7		2.0	ns
t <sub>SAMELAB</sub>		0.1		0.1		0.2	ns
t <sub>SAMEROW</sub>		2.3		2.6		3.6	ns
t <sub>SAMECOLUMN</sub>		2.5		2.7		4.1	ns
t <sub>DIFFROW</sub>		4.8		5.3		7.7	ns
t <sub>TWOROWS</sub>		7.1		7.9		11.3	ns
t <sub>LEPERIPH</sub>		7.0		7.6		9.0	ns
t <sub>LABCARRY</sub>		0.1		0.1		0.2	ns
t <sub>LABCASC</sub>		0.9		1.0		1.4	ns

Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit
	Min	Max	Min	Max	Min	Max	
t <sub>DRR</sub>		10.0		12.0		16.0	ns
t <sub>INSU</sub>	2.8		3.4		4.4		ns
t <sub>INH</sub>	0.0		0.0		0.0		ns
t <sub>outco</sub>	2.0	4.5	2.0	5.3	2.0	7.8	ns
t <sub>PCISU</sub>	3.0		6.2		-		ns
t <sub>PCIH</sub>	0.0		0.0		-		ns
t <sub>PCICO</sub>	2.0	6.0	2.0	8.9	-	-	ns

Table 65. EPF10K200E External Bidirectional Timing Parameters Notes (1), (2)

Symbol	-1 Speed Grade		-2 Spee	d Grade	-3 Spee	d Grade	Unit
	Min	Max	Min	Max	Min	Max	
t <sub>INSUBIDIR</sub>	3.0		4.0		5.5		ns
t <sub>INHBIDIR</sub>	0.0		0.0		0.0		ns
t <sub>OUTCOBIDIR</sub>	2.0	4.5	2.0	5.3	2.0	7.8	ns
t <sub>XZBIDIR</sub>		8.1		9.5		13.0	ns
t <sub>ZXBIDIR</sub>		8.1		9.5		13.0	ns

#### Notes to tables:

(1) All timing parameters are described in Tables 24 through 30 in this data sheet.

(2) These parameters are specified by characterization.

Tables 66 through 79 show EPF10K50S and EPF10K200S device external timing parameters.

Table 66. EPF10K50S Device LE Timing Microparameters (Part 1 of 2)       Note (1)							
Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit
	Min	Max	Min	Max	Min	Max	
t <sub>LUT</sub>		0.6		0.8		1.1	ns
t <sub>CLUT</sub>		0.5		0.6		0.8	ns
t <sub>RLUT</sub>		0.6		0.7		0.9	ns
t <sub>PACKED</sub>		0.2		0.3		0.4	ns
t <sub>EN</sub>		0.6		0.7		0.9	ns
t <sub>CICO</sub>		0.1		0.1		0.1	ns
t <sub>CGEN</sub>		0.4		0.5		0.6	ns