
E·XFL

Intel - EPF10K30EFC484-3 Datasheet



Welcome to <u>E-XFL.COM</u>

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

| Details | |
|--------------------------------|---|
| Product Status | Obsolete |
| Number of LABs/CLBs | 216 |
| Number of Logic Elements/Cells | 1728 |
| Total RAM Bits | 24576 |
| Number of I/O | 220 |
| Number of Gates | 119000 |
| Voltage - Supply | 2.375V ~ 2.625V |
| Mounting Type | Surface Mount |
| Operating Temperature | 0°C ~ 70°C (TA) |
| Package / Case | 484-BBGA |
| Supplier Device Package | 484-FBGA (23x23) |
| Purchase URL | https://www.e-xfl.com/product-detail/intel/epf10k30efc484-3 |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

For more information on FLEX device configuration, see the following documents:

- Configuration Devices for APEX & FLEX Devices Data Sheet
- BitBlaster Serial Download Cable Data Sheet
- ByteBlasterMV Parallel Port Download Cable Data Sheet
- MasterBlaster Download Cable Data Sheet
- Application Note 116 (Configuring APEX 20K, FLEX 10K, & FLEX 6000 Devices)


FLEX 10KE devices are supported by the Altera development systems, which are integrated packages that offer schematic, text (including AHDL), and waveform design entry, compilation and logic synthesis, full simulation and worst-case timing analysis, and device configuration. The Altera software provides EDIF 2 0 0 and 3 0 0, LPM, VHDL, Verilog HDL, and other interfaces for additional design entry and simulation support from other industry-standard PC- and UNIX workstation-based EDA tools.

The Altera software works easily with common gate array EDA tools for synthesis and simulation. For example, the Altera software can generate Verilog HDL files for simulation with tools such as Cadence Verilog-XL. Additionally, the Altera software contains EDA libraries that use devicespecific features such as carry chains, which are used for fast counter and arithmetic functions. For instance, the Synopsys Design Compiler library supplied with the Altera development system includes DesignWare functions that are optimized for the FLEX 10KE architecture.

The Altera development system runs on Windows-based PCs and Sun SPARCstation, and HP 9000 Series 700/800.



See the MAX+PLUS II Programmable Logic Development System & Software Data Sheet and the Quartus Programmable Logic Development System & Software Data Sheet for more information. Figure 1 shows a block diagram of the FLEX 10KE architecture. Each group of LEs is combined into an LAB; groups of LABs are arranged into rows and columns. Each row also contains a single EAB. The LABs and EABs are interconnected by the FastTrack Interconnect routing structure. IOEs are located at the end of each row and column of the FastTrack Interconnect routing structure.



FLEX 10KE devices provide six dedicated inputs that drive the flipflops' control inputs and ensure the efficient distribution of high-speed, low-skew (less than 1.5 ns) control signals. These signals use dedicated routing channels that provide shorter delays and lower skews than the FastTrack Interconnect routing structure. Four of the dedicated inputs drive four global signals. These four global signals can also be driven by internal logic, providing an ideal solution for a clock divider or an internally generated asynchronous clear signal that clears many registers in the device.

Embedded Array Block

The EAB is a flexible block of RAM, with registers on the input and output ports, that is used to implement common gate array megafunctions. Because it is large and flexible, the EAB is suitable for functions such as multipliers, vector scalars, and error correction circuits. These functions can be combined in applications such as digital filters and microcontrollers.

Logic functions are implemented by programming the EAB with a readonly pattern during configuration, thereby creating a large LUT. With LUTs, combinatorial functions are implemented by looking up the results, rather than by computing them. This implementation of combinatorial functions can be faster than using algorithms implemented in general logic, a performance advantage that is further enhanced by the fast access times of EABs. The large capacity of EABs enables designers to implement complex functions in one logic level without the routing delays associated with linked LEs or field-programmable gate array (FPGA) RAM blocks. For example, a single EAB can implement any function with 8 inputs and 16 outputs. Parameterized functions such as LPM functions can take advantage of the EAB automatically.

The FLEX 10KE EAB provides advantages over FPGAs, which implement on-board RAM as arrays of small, distributed RAM blocks. These small FPGA RAM blocks must be connected together to make RAM blocks of manageable size. The RAM blocks are connected together using multiplexers implemented with more logic blocks. These extra multiplexers cause extra delay, which slows down the RAM block. FPGA RAM blocks are also prone to routing problems because small blocks of RAM must be connected together to make larger blocks. In contrast, EABs can be used to implement large, dedicated blocks of RAM that eliminate these timing and routing concerns.

The FLEX 10KE enhanced EAB adds dual-port capability to the existing EAB structure. The dual-port structure is ideal for FIFO buffers with one or two clocks. The FLEX 10KE EAB can also support up to 16-bit-wide RAM blocks and is backward-compatible with any design containing FLEX 10K EABs. The FLEX 10KE EAB can act in dual-port or single-port mode. When in dual-port mode, separate clocks may be used for EAB read and write sections, which allows the EAB to be written and read at different rates. It also has separate synchronous clock enable signals for the EAB read and write sections, which allow independent control of these sections.

For improved routing, the row interconnect consists of a combination of full-length and half-length channels. The full-length channels connect to all LABs in a row; the half-length channels connect to the LABs in half of the row. The EAB can be driven by the half-length channels in the left half of the row and by the full-length channels. The EAB drives out to the fulllength channels. In addition to providing a predictable, row-wide interconnect, this architecture provides increased routing resources. Two neighboring LABs can be connected using a half-row channel, thereby saving the other half of the channel for the other half of the row.

Table 7 summarizes the FastTrack Interconnect routing structure resources available in each FLEX 10KE device.

| Table 7. FLEX 10KE FastTrack Interconnect Resources | | | | | | | | |
|---|------|---------------------|---------|------------------------|--|--|--|--|
| Device | Rows | Channels per Row | Columns | Channels per Column | | | | |
| EPF10K30E | 6 | 216 | 36 | 24 | | | | |
| EPF10K50E EPF10K50S | 10 | 216 | 36 | 24 | | | | |
| EPF10K100E | 12 | 312 | 52 | 24 | | | | |
| EPF10K130E | 16 | 312 | 52 | 32 | | | | |
| EPF10K200E EPF10K200S | 24 | 312 | 52 | 48 | | | | |

In addition to general-purpose I/O pins, FLEX 10KE devices have six dedicated input pins that provide low-skew signal distribution across the device. These six inputs can be used for global clock, clear, preset, and peripheral output enable and clock enable control signals. These signals are available as control signals for all LABs and IOEs in the device. The dedicated inputs can also be used as general-purpose data inputs because they can feed the local interconnect of each LAB in the device.

Figure 14 shows the interconnection of adjacent LABs and EABs, with row, column, and local interconnects, as well as the associated cascade and carry chains. Each LAB is labeled according to its location: a letter represents the row and a number represents the column. For example, LAB B3 is in row B, column 3.

| Symbol | Parameter | Condition | Min | Тур | Max | Unit |
|-----------------------|---|----------------------|-----|-----|------------|------|
| t _R | Input rise time | | | | 5 | ns |
| t _F | Input fall time | | | | 5 | ns |
| t _{INDUTY} | Input duty cycle | | 40 | | 60 | % |
| f _{CLK1} | Input clock frequency (ClockBoost clock multiplication factor equals 1) | | 25 | | 75 | MHz |
| f _{CLK2} | Input clock frequency (ClockBoost clock multiplication factor equals 2) | | 16 | | 37.5 | MHz |
| f _{CLKDEV} | Input deviation from user specification in the MAX+PLUS II software (1) | | | | 25,000 (2) | PPM |
| t _{INCLKSTB} | Input clock stability (measured between adjacent clocks) | | | | 100 | ps |
| t _{LOCK} | Time required for ClockLock or ClockBoost to acquire lock (3) | | | | 10 | μs |
| t _{JITTER} | Jitter on ClockLock or ClockBoost- | $t_{INCLKSTB} < 100$ | | | 250 | ps |
| | generated clock (4) | $t_{INCLKSTB} < 50$ | | | 200 (4) | ps |
| toutduty | Duty cycle for ClockLock or ClockBoost-generated clock | | 40 | 50 | 60 | % |

Notes to tables:

- (1) To implement the ClockLock and ClockBoost circuitry with the MAX+PLUS II software, designers must specify the input frequency. The Altera software tunes the PLL in the ClockLock and ClockBoost circuitry to this frequency. The f_{CLKDEV} parameter specifies how much the incoming clock can differ from the specified frequency during device operation. Simulation does not reflect this parameter.
- (2) Twenty-five thousand parts per million (PPM) equates to 2.5% of input clock period.
- (3) During device configuration, the ClockLock and ClockBoost circuitry is configured before the rest of the device. If the incoming clock is supplied during configuration, the ClockLock and ClockBoost circuitry locks during configuration because the t_{LOCK} value is less than the time required for configuration.
- (4) The t_{ITTER} specification is measured under long-term observation. The maximum value for t_{ITTER} is 200 ps if t_{INCLKSTB} is lower than 50 ps.

I/O Configuration

This section discusses the peripheral component interconnect (PCI) pull-up clamping diode option, slew-rate control, open-drain output option, and MultiVolt I/O interface for FLEX 10KE devices. The PCI pull-up clamping diode, slew-rate control, and open-drain output options are controlled pin-by-pin via Altera software logic options. The MultiVolt I/O interface is controlled by connecting V_{CCIO} to a different voltage than V_{CCINT} . Its effect can be simulated in the Altera software via the **Global Project Device Options** dialog box (Assign menu).

| Table 20 | 0. 2.5-V EPF10K50E & EPF10K200 | E Device Recommended | Operating Con | ditions | |
|--------------------|--|----------------------|---------------|-------------------|------|
| Symbol | Parameter | Conditions | Min | Мах | Unit |
| V _{CCINT} | Supply voltage for internal logic and input buffers | (3), (4) | 2.30 (2.30) | 2.70 (2.70) | V |
| V _{CCIO} | Supply voltage for output buffers, 3.3-V operation | (3), (4) | 3.00 (3.00) | 3.60 (3.60) | V |
| | Supply voltage for output buffers, 2.5-V operation | (3), (4) | 2.30 (2.30) | 2.70 (2.70) | V |
| VI | Input voltage | (5) | -0.5 | 5.75 | V |
| Vo | Output voltage | | 0 | V _{CCIO} | V |
| Τ _A | Ambient temperature | For commercial use | 0 | 70 | °C |
| | | For industrial use | -40 | 85 | °C |
| TJ | Operating temperature | For commercial use | 0 | 85 | °C |
| | | For industrial use | -40 | 100 | ° C |
| t _R | Input rise time | | | 40 | ns |
| t _F | Input fall time | | | 40 | ns |

Table 21. 2.5-V EPF10K30E, EPF10K50S, EPF10K100E, EPF10K130E & EPF10K200S Device Recommended Operating Conditions

| Symbol | Parameter | Conditions | Min | Мах | Unit |
|--------------------|---|--------------------|------------------|-------------------|------|
| V _{CCINT} | Supply voltage for internal logic and input buffers | (3), (4) | 2.375 (2.375) | 2.625 (2.625) | V |
| V _{CCIO} | Supply voltage for output buffers, 3.3-V operation | (3), (4) | 3.00 (3.00) | 3.60 (3.60) | V |
| | Supply voltage for output buffers, 2.5-V operation | (3), (4) | 2.375 (2.375) | 2.625 (2.625) | V |
| VI | Input voltage | (5) | -0.5 | 5.75 | V |
| Vo | Output voltage | | 0 | V _{CCIO} | V |
| Τ _A | Ambient temperature | For commercial use | 0 | 70 | °C |
| | | For industrial use | -40 | 85 | °C |
| Τ _J | Operating temperature | For commercial use | 0 | 85 | °C |
| | | For industrial use | -40 | 100 | °C |
| t _R | Input rise time | | | 40 | ns |
| t _F | Input fall time | | | 40 | ns |

Figure 22 shows the required relationship between V_{CCIO} and V_{CCINT} for 3.3-V PCI compliance.




Figure 23 shows the typical output drive characteristics of FLEX 10KE devices with 3.3-V and 2.5-V V_{CCIO}. The output driver is compliant to the 3.3-V *PCI Local Bus Specification*, *Revision 2.2* (when VCCIO pins are connected to 3.3 V). FLEX 10KE devices with a -1 speed grade also comply with the drive strength requirements of the *PCI Local Bus Specification*, *Revision 2.2* (when VCCINT pins are powered with a minimum supply of 2.375 V, and VCCIO pins are connected to 3.3 V). Therefore, these devices can be used in open 5.0-V PCI systems.

Altera Corporation






Figure 23. Output Drive Characteristics of FLEX 10KE Devices Note (1)

Note:

(1) These are transient (AC) currents.

Timing Model

The continuous, high-performance FastTrack Interconnect routing resources ensure predictable performance and accurate simulation and timing analysis. This predictable performance contrasts with that of FPGAs, which use a segmented connection scheme and therefore have unpredictable performance.


Device performance can be estimated by following the signal path from a source, through the interconnect, to the destination. For example, the registered performance between two LEs on the same row can be calculated by adding the following parameters:

- LE register clock-to-output delay (*t*_{CO})
- Interconnect delay (t_{SAMEROW})
- **LE** look-up table delay (t_{LUT})
- **LE** register setup time (t_{SU})

The routing delay depends on the placement of the source and destination LEs. A more complex registered path may involve multiple combinatorial LEs between the source and destination LEs.


Timing simulation and delay prediction are available with the Altera Simulator and Timing Analyzer, or with industry-standard EDA tools. The Simulator offers both pre-synthesis functional simulation to evaluate logic design accuracy and post-synthesis timing simulation with 0.1-ns resolution. The Timing Analyzer provides point-to-point timing delay information, setup and hold time analysis, and device-wide performance analysis.

Figure 24 shows the overall timing model, which maps the possible paths to and from the various elements of the FLEX 10KE device.



Figures 25 through 28 show the delays that correspond to various paths and functions within the LE, IOE, EAB, and bidirectional timing models.

Figure 25. FLEX 10KE Device LE Timing Model



FLEX 10KE Embedded Programmable Logic Devices Data Sheet

| Symbol | Parameter | Conditions |
|------------------------|--|------------|
| t _{EABDATA1} | Data or address delay to EAB for combinatorial input | |
| t _{EABDATA2} | Data or address delay to EAB for registered input | |
| t _{EABWE1} | Write enable delay to EAB for combinatorial input | |
| t _{EABWE2} | Write enable delay to EAB for registered input | |
| t _{EABRE1} | Read enable delay to EAB for combinatorial input | |
| t _{EABRE2} | Read enable delay to EAB for registered input | |
| t _{EABCLK} | EAB register clock delay | |
| t _{EABCO} | EAB register clock-to-output delay | |
| t _{EABBYPASS} | Bypass register delay | |
| t _{EABSU} | EAB register setup time before clock | |
| t _{EABH} | EAB register hold time after clock | |
| t _{EABCLR} | EAB register asynchronous clear time to output delay | |
| t _{AA} | Address access delay (including the read enable to output delay) | |
| t _{WP} | Write pulse width | |
| t _{RP} | Read pulse width | |
| t _{WDSU} | Data setup time before falling edge of write pulse | (5) |
| t _{WDH} | Data hold time after falling edge of write pulse | (5) |
| t _{WASU} | Address setup time before rising edge of write pulse | (5) |
| t _{WAH} | Address hold time after falling edge of write pulse | (5) |
| t _{RASU} | Address setup time with respect to the falling edge of the read enable | |
| t _{RAH} | Address hold time with respect to the falling edge of the read enable | |
| t _{WO} | Write enable to data output valid delay | |
| t _{DD} | Data-in to data-out valid delay | |
| t _{EABOUT} | Data-out delay | |
| t _{EABCH} | Clock high time | |
| t _{EABCL} | Clock low time | |

| Symbol | -1 Speed Grade | | -2 Speed Grade | | -3 Speed Grade | | Unit |
|------------------------|----------------|-----|----------------|-----|----------------|-----|------|
| | Min | Max | Min | Max | Min | Max | |
| t _{EABDATA1} | | 1.7 | | 2.0 | | 2.3 | ns |
| t _{EABDATA1} | | 0.6 | | 0.7 | | 0.8 | ns |
| t _{EABWE1} | | 1.1 | | 1.3 | | 1.4 | ns |
| t _{EABWE2} | | 0.4 | | 0.4 | | 0.5 | ns |
| t _{EABRE1} | | 0.8 | | 0.9 | | 1.0 | ns |
| t _{EABRE2} | | 0.4 | | 0.4 | | 0.5 | ns |
| t _{EABCLK} | | 0.0 | | 0.0 | | 0.0 | ns |
| t _{EABCO} | | 0.3 | | 0.3 | | 0.4 | ns |
| t _{EABBYPASS} | | 0.5 | | 0.6 | | 0.7 | ns |
| t _{EABSU} | 0.9 | | 1.0 | | 1.2 | | ns |
| t _{EABH} | 0.4 | | 0.4 | | 0.5 | | ns |
| t _{EABCLR} | 0.3 | | 0.3 | | 0.3 | | ns |
| t _{AA} | | 3.2 | | 3.8 | | 4.4 | ns |
| t _{WP} | 2.5 | | 2.9 | | 3.3 | | ns |
| t _{RP} | 0.9 | | 1.1 | | 1.2 | | ns |
| t _{WDSU} | 0.9 | | 1.0 | | 1.1 | | ns |
| t _{WDH} | 0.1 | | 0.1 | | 0.1 | | ns |
| t _{WASU} | 1.7 | | 2.0 | | 2.3 | | ns |
| t _{WAH} | 1.8 | | 2.1 | | 2.4 | | ns |
| t _{RASU} | 3.1 | | 3.7 | | 4.2 | | ns |
| t _{RAH} | 0.2 | | 0.2 | | 0.2 | | ns |
| t _{WO} | | 2.5 | | 2.9 | | 3.3 | ns |
| t _{DD} | | 2.5 | | 2.9 | | 3.3 | ns |
| t _{EABOUT} | | 0.5 | | 0.6 | | 0.7 | ns |
| t _{EABCH} | 1.5 | | 2.0 | | 2.3 | | ns |
| t _{EABCL} | 2.5 | | 2.9 | | 3.3 | | ns |

| Symbol | -1 Spee | d Grade | -2 Spee | -2 Speed Grade | | ed Grade | Unit |
|-----------------------|---------|---------|---------|----------------|-----|----------|------|
| | Min | Max | Min | Max | Min | Max | |
| t _{DIN2IOE} | | 1.8 | | 2.4 | | 2.9 | ns |
| t _{DIN2LE} | | 1.5 | | 1.8 | | 2.4 | ns |
| t _{DIN2DATA} | | 1.5 | | 1.8 | | 2.2 | ns |
| t _{DCLK2IOE} | | 2.2 | | 2.6 | | 3.0 | ns |
| t _{DCLK2LE} | | 1.5 | | 1.8 | | 2.4 | ns |
| t _{SAMELAB} | | 0.1 | | 0.2 | | 0.3 | ns |
| t _{SAMEROW} | | 2.0 | | 2.4 | | 2.7 | ns |
| <i>t</i> SAMECOLUMN | | 0.7 | | 1.0 | | 0.8 | ns |
| t _{DIFFROW} | | 2.7 | | 3.4 | | 3.5 | ns |
| t _{TWOROWS} | | 4.7 | | 5.8 | | 6.2 | ns |
| t _{LEPERIPH} | | 2.7 | | 3.4 | | 3.8 | ns |
| t _{LABCARRY} | | 0.3 | | 0.4 | | 0.5 | ns |
| t _{LABCASC} | | 0.8 | | 0.8 | | 1.1 | ns |

| Symbol | -1 Spee | -1 Speed Grade | | -2 Speed Grade | | ed Grade | Unit |
|-----------------------------------|---------|----------------|-----|----------------|-----|----------|------|
| | Min | Max | Min | Max | Min | Max | |
| t _{DRR} | | 8.0 | | 9.5 | | 12.5 | ns |
| t _{INSU} (3) | 2.1 | | 2.5 | | 3.9 | | ns |
| t _{INH} (3) | 0.0 | | 0.0 | | 0.0 | | ns |
| ^t оитсо ⁽³⁾ | 2.0 | 4.9 | 2.0 | 5.9 | 2.0 | 7.6 | ns |
| t _{INSU} (4) | 1.1 | | 1.5 | | - | | ns |
| t _{INH} (4) | 0.0 | | 0.0 | | - | | ns |
| t _{оитсо} (4) | 0.5 | 3.9 | 0.5 | 4.9 | - | - | ns |
| t _{PCISU} | 3.0 | | 4.2 | | - | | ns |
| t _{PCIH} | 0.0 | | 0.0 | | - | | ns |
| t _{PCICO} | 2.0 | 6.0 | 2.0 | 7.5 | - | - | ns |

| Symbol | -1 Speed Grade | | -2 Speed Grade | | -3 Speed Grade | | Unit |
|------------------------|----------------|-----|----------------|-----|----------------|------|------|
| | Min | Мах | Min | Max | Min | Max | |
| t _{EABAA} | | 6.4 | | 7.6 | | 10.2 | ns |
| t _{EABRCOMB} | 6.4 | | 7.6 | | 10.2 | | ns |
| t _{EABRCREG} | 4.4 | | 5.1 | | 7.0 | | ns |
| t _{EABWP} | 2.5 | | 2.9 | | 3.9 | | ns |
| t _{EABWCOMB} | 6.0 | | 7.0 | | 9.5 | | ns |
| t _{EABWCREG} | 6.8 | | 7.8 | | 10.6 | | ns |
| t _{EABDD} | | 5.7 | | 6.7 | | 9.0 | ns |
| t _{EABDATACO} | | 0.8 | | 0.9 | | 1.3 | ns |
| t _{EABDATASU} | 1.5 | | 1.7 | | 2.3 | | ns |
| t _{EABDATAH} | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{EABWESU} | 1.3 | | 1.4 | | 2.0 | | ns |
| t _{EABWEH} | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{EABWDSU} | 1.5 | | 1.7 | | 2.3 | | ns |
| t _{EABWDH} | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{EABWASU} | 3.0 | | 3.6 | | 4.8 | | ns |
| t _{EABWAH} | 0.5 | | 0.5 | | 0.8 | | ns |
| t _{EABWO} | | 5.1 | | 6.0 | | 8.1 | ns |

| Symbol | -1 Spee | d Grade | -2 Spee | -2 Speed Grade | | d Grade | Unit |
|--------------------------|---------|---------|---------|----------------|-----|---------|------|
| | Min | Max | Min | Max | Min | Max | |
| t _{DIN2IOE} | | 3.5 | | 4.3 | | 5.6 | ns |
| t _{DIN2LE} | | 2.1 | | 2.5 | | 3.4 | ns |
| t _{DIN2DATA} | | 2.2 | | 2.4 | | 3.1 | ns |
| t _{DCLK2IOE} | | 2.9 | | 3.5 | | 4.7 | ns |
| t _{DCLK2LE} | | 2.1 | | 2.5 | | 3.4 | ns |
| t _{SAMELAB} | | 0.1 | | 0.1 | | 0.2 | ns |
| t _{SAMEROW} | | 1.1 | | 1.1 | | 1.5 | ns |
| t _{SAME} COLUMN | | 0.8 | | 1.0 | | 1.3 | ns |
| t _{DIFFROW} | | 1.9 | | 2.1 | | 2.8 | ns |
| t _{TWOROWS} | | 3.0 | | 3.2 | | 4.3 | ns |
| t _{LEPERIPH} | | 3.1 | | 3.3 | | 3.7 | ns |
| t _{LABCARRY} | | 0.1 | | 0.1 | | 0.2 | ns |
| t _{LABCASC} | | 0.3 | | 0.3 | | 0.5 | ns |

| Symbol | -1 Speed Grade | | -2 Speed Grade | | -3 Spee | d Grade | Unit |
|------------------------|----------------|-----|----------------|-----|---------|---------|------|
| | Min | Max | Min | Max | Min | Max | |
| t _{EABWCOMB} | 5.9 | | 7.7 | | 10.3 | | ns |
| t _{EABWCREG} | 5.4 | | 7.0 | | 9.4 | | ns |
| t _{EABDD} | | 3.4 | | 4.5 | | 5.9 | ns |
| t _{EABDATACO} | | 0.5 | | 0.7 | | 0.8 | ns |
| t _{EABDATASU} | 0.8 | | 1.0 | | 1.4 | | ns |
| t _{EABDATAH} | 0.1 | | 0.1 | | 0.2 | | ns |
| t _{EABWESU} | 1.1 | | 1.4 | | 1.9 | | ns |
| t _{EABWEH} | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{EABWDSU} | 1.0 | | 1.3 | | 1.7 | | ns |
| t _{EABWDH} | 0.2 | | 0.2 | | 0.3 | | ns |
| t _{EABWASU} | 4.1 | | 5.2 | | 6.8 | | ns |
| t _{EABWAH} | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{EABWO} | | 3.4 | | 4.5 | | 5.9 | ns |

 Table 49. EPF10K100E Device Interconnect Timing Microparameters
 Note (1)

| | | | - | | | | |
|-------------------------|----------------|-----|----------------|-----|----------------|-----|------|
| Symbol | -1 Speed Grade | | -2 Speed Grade | | -3 Speed Grade | | Unit |
| | Min | Max | Min | Max | Min | Мах | |
| t _{DIN2IOE} | | 3.1 | | 3.6 | | 4.4 | ns |
| t _{DIN2LE} | | 0.3 | | 0.4 | | 0.5 | ns |
| t _{DIN2DATA} | | 1.6 | | 1.8 | | 2.0 | ns |
| t _{DCLK2IOE} | | 0.8 | | 1.1 | | 1.4 | ns |
| t _{DCLK2LE} | | 0.3 | | 0.4 | | 0.5 | ns |
| t _{SAMELAB} | | 0.1 | | 0.1 | | 0.2 | ns |
| t _{SAMEROW} | | 1.5 | | 2.5 | | 3.4 | ns |
| t _{SAMECOLUMN} | | 0.4 | | 1.0 | | 1.6 | ns |
| t _{DIFFROW} | | 1.9 | | 3.5 | | 5.0 | ns |
| t _{TWOROWS} | | 3.4 | | 6.0 | | 8.4 | ns |
| t _{LEPERIPH} | | 4.3 | | 5.4 | | 6.5 | ns |
| t _{LABCARRY} | | 0.5 | | 0.7 | | 0.9 | ns |
| t _{LABCASC} | | 0.8 | | 1.0 | | 1.4 | ns |

Tables 52 through 58 show EPF10K130E device internal and external timing parameters.

| Table 52. EPF10 | K130E Device | e LE Timing | Microparan | neters N | lote (1) | | |
|---------------------|----------------|-------------|----------------|----------|----------------|-----|------|
| Symbol | -1 Speed Grade | | -2 Speed Grade | | -3 Speed Grade | | Unit |
| | Min | Max | Min | Max | Min | Мах | |
| t _{LUT} | | 0.6 | | 0.9 | | 1.3 | ns |
| t _{CLUT} | | 0.6 | | 0.8 | | 1.0 | ns |
| t _{RLUT} | | 0.7 | | 0.9 | | 0.2 | ns |
| t _{PACKED} | | 0.3 | | 0.5 | | 0.6 | ns |
| t _{EN} | | 0.2 | | 0.3 | | 0.4 | ns |
| t _{CICO} | | 0.1 | | 0.1 | | 0.2 | ns |
| t _{CGEN} | | 0.4 | | 0.6 | | 0.8 | ns |
| t _{CGENR} | | 0.1 | | 0.1 | | 0.2 | ns |
| tCASC | | 0.6 | | 0.9 | | 1.2 | ns |
| t _C | | 0.3 | | 0.5 | | 0.6 | ns |
| t _{CO} | | 0.5 | | 0.7 | | 0.8 | ns |
| t _{COMB} | | 0.3 | | 0.5 | | 0.6 | ns |
| t _{SU} | 0.5 | | 0.7 | | 0.8 | | ns |
| t _H | 0.6 | | 0.7 | | 1.0 | | ns |
| t _{PRE} | | 0.9 | | 1.2 | | 1.6 | ns |
| t _{CLR} | | 0.9 | | 1.2 | | 1.6 | ns |
| t _{CH} | 1.5 | | 1.5 | | 2.5 | | ns |
| t _{CL} | 1.5 | | 1.5 | | 2.5 | | ns |

 Table 53. EPF10K130E Device IOE Timing Microparameters
 Note (1)

| Symbol | -1 Spee | -1 Speed Grade | | -2 Speed Grade | | -3 Speed Grade | |
|---------------------|---------|----------------|-----|----------------|-----|----------------|----|
| | Min | Max | Min | Max | Min | Max | |
| t _{IOD} | | 1.3 | | 1.5 | | 2.0 | ns |
| t _{IOC} | | 0.0 | | 0.0 | | 0.0 | ns |
| t _{IOCO} | | 0.6 | | 0.8 | | 1.0 | ns |
| t _{IOCOMB} | | 0.6 | | 0.8 | | 1.0 | ns |
| t _{IOSU} | 1.0 | | 1.2 | | 1.6 | | ns |
| t _{IOH} | 0.9 | | 0.9 | | 1.4 | | ns |
| t _{IOCLR} | | 0.6 | | 0.8 | | 1.0 | ns |
| t _{OD1} | | 2.8 | | 4.1 | | 5.5 | ns |
| t _{OD2} | | 2.8 | | 4.1 | | 5.5 | ns |

| Table 58. EPF10K | 130E Extern | al Bidirectio | onal Timing | Parameters | Notes (| (1), (2) | |
|-----------------------------|----------------|---------------|----------------|------------|----------------|----------|------|
| Symbol | -1 Speed Grade | | -2 Speed Grade | | -3 Speed Grade | | Unit |
| | Min | Max | Min | Max | Min | Max | |
| t _{INSUBIDIR} (3) | 2.2 | | 2.4 | | 3.2 | | ns |
| t _{INHBIDIR} (3) | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{INSUBIDIR} (4) | 2.8 | | 3.0 | | - | | ns |
| t _{INHBIDIR} (4) | 0.0 | | 0.0 | | - | | ns |
| t _{OUTCOBIDIR} (3) | 2.0 | 5.0 | 2.0 | 7.0 | 2.0 | 9.2 | ns |
| t _{XZBIDIR} (3) | | 5.6 | | 8.1 | | 10.8 | ns |
| t _{ZXBIDIR} (3) | | 5.6 | | 8.1 | | 10.8 | ns |
| t _{OUTCOBIDIR} (4) | 0.5 | 4.0 | 0.5 | 6.0 | - | - | ns |
| t _{XZBIDIR} (4) | | 4.6 | | 7.1 | | - | ns |
| t _{ZXBIDIR} (4) | | 4.6 | | 7.1 | | - | ns |

Notes to tables:

(1) All timing parameters are described in Tables 24 through 30 in this data sheet.

(2) These parameters are specified by characterization.

(3) This parameter is measured without the use of the ClockLock or ClockBoost circuits.

(4) This parameter is measured with the use of the ClockLock or ClockBoost circuits.

Tables 59 through 65 show EPF10K200E device internal and external timing parameters.

| Symbol | -1 Spee | d Grade | -2 Spee | d Grade | -3 Spee | d Grade | Unit |
|---------------------|---------|---------|---------|---------|---------|---------|------|
| | Min | Мах | Min | Max | Min | Max | |
| t _{LUT} | | 0.7 | | 0.8 | | 1.2 | ns |
| t _{CLUT} | | 0.4 | | 0.5 | | 0.6 | ns |
| t _{RLUT} | | 0.6 | | 0.7 | | 0.9 | ns |
| t _{PACKED} | | 0.3 | | 0.5 | | 0.7 | ns |
| t _{EN} | | 0.4 | | 0.5 | | 0.6 | ns |
| t _{CICO} | | 0.2 | | 0.2 | | 0.3 | ns |
| t _{CGEN} | | 0.4 | | 0.4 | | 0.6 | ns |
| t _{CGENR} | | 0.2 | | 0.2 | | 0.3 | ns |
| t _{CASC} | | 0.7 | | 0.8 | | 1.2 | ns |
| t _C | | 0.5 | | 0.6 | | 0.8 | ns |
| t _{CO} | | 0.5 | | 0.6 | | 0.8 | ns |
| tсомв | | 0.4 | | 0.6 | | 0.8 | ns |
| t _{su} | 0.4 | | 0.6 | | 0.7 | | ns |

| Symbol | -1 Speed Grade | | -2 Speed Grade | | -3 Speed Grade | | Unit |
|------------------------|----------------|-----|----------------|-----|----------------|-----|------|
| | Min | Max | Min | Max | Min | Мах | |
| t _{EABWCOMB} | 6.7 | | 8.1 | | 10.7 | | ns |
| t _{EABWCREG} | 6.6 | | 8.0 | | 10.6 | | ns |
| t _{EABDD} | | 4.0 | | 5.1 | | 6.7 | ns |
| t _{EABDATACO} | | 0.8 | | 1.0 | | 1.3 | ns |
| t _{EABDATASU} | 1.3 | | 1.6 | | 2.1 | | ns |
| t _{EABDATAH} | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{EABWESU} | 0.9 | | 1.1 | | 1.5 | | ns |
| t _{EABWEH} | 0.4 | | 0.5 | | 0.6 | | ns |
| t _{EABWDSU} | 1.5 | | 1.8 | | 2.4 | | ns |
| t _{EABWDH} | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{EABWASU} | 3.0 | | 3.6 | | 4.7 | | ns |
| t _{EABWAH} | 0.4 | | 0.5 | | 0.7 | | ns |
| t _{EABWO} | | 3.4 | | 4.4 | | 5.8 | ns |

 Table 63. EPF10K200E Device Interconnect Timing Microparameters
 Note (1)

| Symbol | -1 Spee | ed Grade | -2 Speed Grade | | -3 Speed Grade | | Unit |
|-------------------------|---------|----------|----------------|-----|----------------|------|------|
| | Min | Max | Min | Max | Min | Max | |
| t _{DIN2IOE} | | 4.2 | | 4.6 | | 5.7 | ns |
| t _{DIN2LE} | | 1.7 | | 1.7 | | 2.0 | ns |
| t _{DIN2DATA} | | 1.9 | | 2.1 | | 3.0 | ns |
| t _{DCLK2IOE} | | 2.5 | | 2.9 | | 4.0 | ns |
| t _{DCLK2LE} | | 1.7 | | 1.7 | | 2.0 | ns |
| t _{SAMELAB} | | 0.1 | | 0.1 | | 0.2 | ns |
| t _{SAMEROW} | | 2.3 | | 2.6 | | 3.6 | ns |
| t _{SAMECOLUMN} | | 2.5 | | 2.7 | | 4.1 | ns |
| t _{DIFFROW} | | 4.8 | | 5.3 | | 7.7 | ns |
| t _{TWOROWS} | | 7.1 | | 7.9 | | 11.3 | ns |
| t _{LEPERIPH} | | 7.0 | | 7.6 | | 9.0 | ns |
| t _{LABCARRY} | | 0.1 | | 0.1 | | 0.2 | ns |
| t _{LABCASC} | | 0.9 | | 1.0 | | 1.4 | ns |

Additionally, the Altera software offers several features that help plan for future device migration by preventing the use of conflicting I/O pins.

| Table 81. I/O Counts for FLEX 10KA & FLEX 10KE Devices | | | | | | | |
|--|-----------|----------------|-----------|--|--|--|--|
| FLEX 10 | KA | FLEX 10 | KE | | | | |
| Device | I/O Count | Device | I/O Count | | | | |
| EPF10K30AF256 | 191 | EPF10K30EF256 | 176 | | | | |
| EPF10K30AF484 | 246 | EPF10K30EF484 | 220 | | | | |
| EPF10K50VB356 | 274 | EPF10K50SB356 | 220 | | | | |
| EPF10K50VF484 | 291 | EPF10K50EF484 | 254 | | | | |
| EPF10K50VF484 | 291 | EPF10K50SF484 | 254 | | | | |
| EPF10K100AF484 | 369 | EPF10K100EF484 | 338 | | | | |

Configuration Schemes

The configuration data for a FLEX 10KE device can be loaded with one of five configuration schemes (see Table 82), chosen on the basis of the target application. An EPC1, EPC2, or EPC16 configuration device, intelligent controller, or the JTAG port can be used to control the configuration of a FLEX 10KE device, allowing automatic configuration on system power-up.

Multiple FLEX 10KE devices can be configured in any of the five configuration schemes by connecting the configuration enable (nCE) and configuration enable output (nCEO) pins on each device. Additional FLEX 10K, FLEX 10KA, FLEX 10KE, and FLEX 6000 devices can be configured in the same serial chain.

| Table 82. Data Sources for FLEX 10KE Configuration | | | | | |
|--|---|--|--|--|--|
| Configuration Scheme | Data Source | | | | |
| Configuration device | EPC1, EPC2, or EPC16 configuration device | | | | |
| Passive serial (PS) | BitBlaster, ByteBlasterMV, or MasterBlaster download cables, or serial data source | | | | |
| Passive parallel asynchronous (PPA) | Parallel data source | | | | |
| Passive parallel synchronous (PPS) | Parallel data source | | | | |
| JTAG | BitBlaster or ByteBlasterMV download cables, or microprocessor with a Jam STAPL file or JBC file | | | | |



101 Innovation Drive San Jose, CA 95134 (408) 544-7000 http://www.altera.com Applications Hotline: (800) 800-EPLD Literature Services: lit_reg@altera.com Copyright © 2003 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of Altera Corporation in the U.S. and other countries. All other product or service names are the property of their respective holders. Altera products are protected under numerous U.S. and foreign patents and pending

applications, maskwork rights, and copyrights. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera Corporation. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.



Altera Corporation



100