

Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

| Details | |
|--------------------------------|---|
| Product Status | Obsolete |
| Number of LABs/CLBs | 216 |
| Number of Logic Elements/Cells | 1728 |
| Total RAM Bits | 24576 |
| Number of I/O | 176 |
| Number of Gates | 119000 |
| Voltage - Supply | 2.375V ~ 2.625V |
| Mounting Type | Surface Mount |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Package / Case | 256-BGA |
| Supplier Device Package | 256-FBGA (17x17) |
| Purchase URL | https://www.e-xfl.com/product-detail/intel/epf10k30efi256-3 |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Functional Description

Each FLEX 10KE device contains an enhanced embedded array to implement memory and specialized logic functions, and a logic array to implement general logic.

The embedded array consists of a series of EABs. When implementing memory functions, each EAB provides 4,096 bits, which can be used to create RAM, ROM, dual-port RAM, or first-in first-out (FIFO) functions. When implementing logic, each EAB can contribute 100 to 600 gates towards complex logic functions, such as multipliers, microcontrollers, state machines, and DSP functions. EABs can be used independently, or multiple EABs can be combined to implement larger functions.


The logic array consists of logic array blocks (LABs). Each LAB contains eight LEs and a local interconnect. An LE consists of a four-input look-up table (LUT), a programmable flipflop, and dedicated signal paths for carry and cascade functions. The eight LEs can be used to create medium-sized blocks of logic—such as 8-bit counters, address decoders, or state machines—or combined across LABs to create larger logic blocks. Each LAB represents about 96 usable gates of logic.

Signal interconnections within FLEX 10KE devices (as well as to and from device pins) are provided by the FastTrack Interconnect routing structure, which is a series of fast, continuous row and column channels that run the entire length and width of the device.

Each I/O pin is fed by an I/O element (IOE) located at the end of each row and column of the FastTrack Interconnect routing structure. Each IOE contains a bidirectional I/O buffer and a flipflop that can be used as either an output or input register to feed input, output, or bidirectional signals. When used with a dedicated clock pin, these registers provide exceptional performance. As inputs, they provide setup times as low as 0.9 ns and hold times of 0 ns. As outputs, these registers provide clock-to-output times as low as 3.0 ns. IOEs provide a variety of features, such as JTAG BST support, slew-rate control, tri-state buffers, and open-drain outputs.

The EAB can also use Altera megafunctions to implement dual-port RAM applications where both ports can read or write, as shown in Figure 3.

Figure 3. FLEX 10KE EAB in Dual-Port RAM Mode



The FLEX 10KE EAB can be used in a single-port mode, which is useful for backward-compatibility with FLEX 10K designs (see Figure 4).




Figure 4. FLEX 10KE Device in Single-Port RAM Mode

Note:


 EPF10K30E, EPF10K50E, and EPF10K50S devices have 88 EAB local interconnect channels; EPF10K100E, EPF10K130E, EPF10K200E, and EPF10K200S devices have 104 EAB local interconnect channels.

EABs can be used to implement synchronous RAM, which is easier to use than asynchronous RAM. A circuit using asynchronous RAM must generate the RAM write enable signal, while ensuring that its data and address signals meet setup and hold time specifications relative to the write enable signal. In contrast, the EAB's synchronous RAM generates its own write enable signal and is self-timed with respect to the input or write clock. A circuit using the EAB's self-timed RAM must only meet the setup and hold time specifications of the global clock.


Figure 11 shows the LE operating modes.

Figure 11. FLEX 10KE LE Operating Modes


Normal Mode




Arithmetic Mode



Up/Down Counter Mode




Clearable Counter Mode



In addition to the six clear and preset modes, FLEX 10KE devices provide a chip-wide reset pin that can reset all registers in the device. Use of this feature is set during design entry. In any of the clear and preset modes, the chip-wide reset overrides all other signals. Registers with asynchronous presets may be preset when the chip-wide reset is asserted. Inversion can be used to implement the asynchronous preset. Figure 12 shows examples of how to setup the preset and clear inputs for the desired functionality.

Figure 12. FLEX 10KE LE Clear & Preset Modes



Asynchronous Clear

The flipflop can be cleared by either LABCTRL1 or LABCTRL2. In this mode, the preset signal is tied to VCC to deactivate it.

Asynchronous Preset

An asynchronous preset is implemented as an asynchronous load, or with an asynchronous clear. If DATA3 is tied to VCC, asserting LABCTRL1 asynchronously loads a one into the register. Alternatively, the Altera software can provide preset control by using the clear and inverting the input and output of the register. Inversion control is available for the inputs to both LEs and IOEs. Therefore, if a register is preset by only one of the two LABCTRL signals, the DATA3 input is not needed and can be used for one of the LE operating modes.

Asynchronous Preset & Clear

When implementing asynchronous clear and preset, LABCTRL1 controls the preset and LABCTRL2 controls the clear. DATA3 is tied to VCC, so that asserting LABCTRL1 asynchronously loads a one into the register, effectively presetting the register. Asserting LABCTRL2 clears the register.

Asynchronous Load with Clear

When implementing an asynchronous load in conjunction with the clear, LABCTRL1 implements the asynchronous load of DATA3 by controlling the register preset and clear. LABCTRL2 implements the clear by controlling the register clear; LABCTRL2 does not have to feed the preset circuits.

Asynchronous Load with Preset

When implementing an asynchronous load in conjunction with preset, the Altera software provides preset control by using the clear and inverting the input and output of the register. Asserting LABCTRL2 presets the register, while asserting LABCTRL1 loads the register. The Altera software inverts the signal that drives DATA3 to account for the inversion of the register's output.

Asynchronous Load without Preset or Clear


When implementing an asynchronous load without preset or clear, LABCTRL1 implements the asynchronous load of DATA3 by controlling the register preset and clear.

SameFrame Pin-Outs

FLEX 10KE devices support the SameFrame pin-out feature for FineLine BGA packages. The SameFrame pin-out feature is the arrangement of balls on FineLine BGA packages such that the lower-ball-count packages form a subset of the higher-ball-count packages. SameFrame pin-outs provide the flexibility to migrate not only from device to device within the same package, but also from one package to another. A given printed circuit board (PCB) layout can support multiple device density/package combinations. For example, a single board layout can support a range of devices from an EPF10K30E device in a 256-pin FineLine BGA package to an EPF10K200S device in a 672-pin FineLine BGA package.

The Altera software provides support to design PCBs with SameFrame pin-out devices. Devices can be defined for present and future use. The Altera software generates pin-outs describing how to lay out a board to take advantage of this migration (see Figure 18).

Figure 18. SameFrame Pin-Out Example



256-Pin FineLine BGA Packag (Reduced I/O Count or Logic Reguirements) 672-Pin FineLine BGA Package (Increased I/O Count or Logic Requirements)

Tables 12 and 13 summarize the ClockLock and ClockBoost parameters for -1 and -2 speed-grade devices, respectively.

| Table 12. ClockLock & ClockBoost Parameters for -1 Speed-Grade Devices | | | | | | | | | | | |
|--|---|----------------------|-----|-----|------------|------|--|--|--|--|--|
| Symbol | Parameter | Condition | Min | Тур | Max | Unit | | | | | |
| t_R | Input rise time | | | | 5 | ns | | | | | |
| t _F | Input fall time | | | | 5 | ns | | | | | |
| t _{INDUTY} | Input duty cycle | | 40 | | 60 | % | | | | | |
| f _{CLK1} | Input clock frequency (ClockBoost clock multiplication factor equals 1) | | 25 | | 180 | MHz | | | | | |
| f _{CLK2} | Input clock frequency (ClockBoost clock multiplication factor equals 2) | | 16 | | 90 | MHz | | | | | |
| f _{CLKDEV} | Input deviation from user specification in the MAX+PLUS II software (1) | | | | 25,000 (2) | PPM | | | | | |
| t _{INCLKSTB} | Input clock stability (measured between adjacent clocks) | | | | 100 | ps | | | | | |
| t _{LOCK} | Time required for ClockLock or ClockBoost to acquire lock (3) | | | | 10 | μs | | | | | |
| t _{JITTER} | Jitter on ClockLock or ClockBoost- | $t_{INCLKSTB} < 100$ | | | 250 | ps | | | | | |
| | generated clock (4) | $t_{INCLKSTB} < 50$ | | | 200 (4) | ps | | | | | |
| t _{OUTDUTY} | Duty cycle for ClockLock or ClockBoost-generated clock | | 40 | 50 | 60 | % | | | | | |

IEEE Std. 1149.1 (JTAG) Boundary-Scan Support

All FLEX 10KE devices provide JTAG BST circuitry that complies with the IEEE Std. 1149.1-1990 specification. FLEX 10KE devices can also be configured using the JTAG pins through the BitBlaster or ByteBlasterMV download cable, or via hardware that uses the JamTM STAPL programming and test language. JTAG boundary-scan testing can be performed before or after configuration, but not during configuration. FLEX 10KE devices support the JTAG instructions shown in Table 15.

| Table 15. FLEX 10KE JTAG Instructions | | | | | | | | |
|---------------------------------------|--|--|--|--|--|--|--|--|
| JTAG Instruction | Description | | | | | | | |
| SAMPLE/PRELOAD | Allows a snapshot of signals at the device pins to be captured and examined during normal device operation, and permits an initial data pattern to be output at the device pins. | | | | | | | |
| EXTEST | Allows the external circuitry and board-level interconnections to be tested by forcing a test pattern at the output pins and capturing test results at the input pins. | | | | | | | |
| BYPASS | Places the 1-bit bypass register between the TDI and TDO pins, which allows the BST data to pass synchronously through a selected device to adjacent devices during normal device operation. | | | | | | | |
| USERCODE | Selects the user electronic signature (USERCODE) register and places it between the TDI and TDO pins, allowing the USERCODE to be serially shifted out of TDO. | | | | | | | |
| IDCODE | Selects the IDCODE register and places it between TDI and TDO, allowing the IDCODE to be serially shifted out of TDO. | | | | | | | |
| ICR Instructions | These instructions are used when configuring a FLEX 10KE device via JTAG ports with a BitBlaster or ByteBlasterMV download cable, or using a Jam File (.jam) or Jam Byte-Code File (.jbc) via an embedded processor. | | | | | | | |

The instruction register length of FLEX 10KE devices is 10 bits. The USERCODE register length in FLEX 10KE devices is 32 bits; 7 bits are determined by the user, and 25 bits are pre-determined. Tables 16 and 17 show the boundary-scan register length and device IDCODE information for FLEX 10KE devices.

| Table 16. FLEX 10KE Boundary-Scan Register Length | | | | | | | |
|---|-------------------------------|--|--|--|--|--|--|
| Device | Boundary-Scan Register Length | | | | | | |
| EPF10K30E | 690 | | | | | | |
| EPF10K50E EPF10K50S | 798 | | | | | | |
| EPF10K100E | 1,050 | | | | | | |
| EPF10K130E | 1,308 | | | | | | |
| EPF10K200E EPF10K200S | 1,446 | | | | | | |

| Table 17. 32-Bit IDCODE for FLEX 10KE Devices Note (1) | | | | | | | | | | | |
|--|---------------------|-----------------------|-----------------------------------|------------------|--|--|--|--|--|--|--|
| Device | | IDCODE (32 Bits) | | | | | | | | | |
| | Version (4 Bits) | Part Number (16 Bits) | Manufacturer's Identity (11 Bits) | 1 (1 Bit) (2) | | | | | | | |
| EPF10K30E | 0001 | 0001 0000 0011 0000 | 00001101110 | 1 | | | | | | | |
| EPF10K50E EPF10K50S | 0001 | 0001 0000 0101 0000 | 00001101110 | 1 | | | | | | | |
| EPF10K100E | 0010 | 0000 0001 0000 0000 | 00001101110 | 1 | | | | | | | |
| EPF10K130E | 0001 | 0000 0001 0011 0000 | 00001101110 | 1 | | | | | | | |
| EPF10K200E EPF10K200S | 0001 | 0000 0010 0000 0000 | 00001101110 | 1 | | | | | | | |

Notes:

- (1) The most significant bit (MSB) is on the left.
- (2) The least significant bit (LSB) for all JTAG IDCODEs is 1.

FLEX 10KE devices include weak pull-up resistors on the JTAG pins.



For more information, see the following documents:

- Application Note 39 (IEEE Std. 1149.1 (JTAG) Boundary-Scan Testing in Altera Devices)
- BitBlaster Serial Download Cable Data Sheet
- ByteBlasterMV Parallel Port Download Cable Data Sheet
- Jam Programming & Test Language Specification

to Be Driven

Figure 20. FLEX 10KE JTAG Waveforms TMS TDI t_{JPSU} TCK t_{JPZX} t _{JPXZ} $\mathbf{t}_{\mathsf{JPCO}}$ TDO t_{JSH} t_{JSSU} Signal to Be Captured t_{JSCO}t_{JSZX} t_{JSXZ} Signal

Figure 20 shows the timing requirements for the JTAG signals.

Table 18 shows the timing parameters and values for FLEX 10KE devices.

| Table 18. FLEX 10KE JTAG Timing Parameters & Values | | | | | | | | | | | |
|---|--|-----|-----|------|--|--|--|--|--|--|--|
| Symbol | Parameter | Min | Max | Unit | | | | | | | |
| t _{JCP} | TCK clock period | 100 | | ns | | | | | | | |
| t _{JCH} | TCK clock high time | 50 | | ns | | | | | | | |
| t _{JCL} | TCK clock low time | 50 | | ns | | | | | | | |
| t _{JPSU} | JTAG port setup time | 20 | | ns | | | | | | | |
| t _{JPH} | JTAG port hold time | 45 | | ns | | | | | | | |
| t _{JPCO} | JTAG port clock to output | | 25 | ns | | | | | | | |
| t _{JPZX} | JTAG port high impedance to valid output | | 25 | ns | | | | | | | |
| t _{JPXZ} | JTAG port valid output to high impedance | | 25 | ns | | | | | | | |
| t _{JSSU} | Capture register setup time | 20 | | ns | | | | | | | |
| t _{JSH} | Capture register hold time | 45 | | ns | | | | | | | |
| t _{JSCO} | Update register clock to output | | 35 | ns | | | | | | | |
| t _{JSZX} | Update register high impedance to valid output | | 35 | ns | | | | | | | |
| t _{JSXZ} | Update register valid output to high impedance | | 35 | ns | | | | | | | |

Figure 22 shows the required relationship between $V_{\rm CCIO}$ and $V_{\rm CCINT}$ for 3.3-V PCI compliance.





Figure 22. Relationship between V_{CCIO} & V_{CCINT} for 3.3-V PCI Compliance

Figure 23 shows the typical output drive characteristics of FLEX 10KE devices with 3.3-V and 2.5-V $V_{\rm CCIO}$. The output driver is compliant to the 3.3-V *PCI Local Bus Specification*, *Revision 2.2* (when VCCIO pins are connected to 3.3 V). FLEX 10KE devices with a -1 speed grade also comply with the drive strength requirements of the *PCI Local Bus Specification*, *Revision 2.2* (when VCCINT pins are powered with a minimum supply of 2.375 V, and VCCIO pins are connected to 3.3 V). Therefore, these devices can be used in open 5.0-V PCI systems.

Figure 23. Output Drive Characteristics of FLEX 10KE Devices Note (1)



Note:

These are transient (AC) currents.

Timing Model

The continuous, high-performance FastTrack Interconnect routing resources ensure predictable performance and accurate simulation and timing analysis. This predictable performance contrasts with that of FPGAs, which use a segmented connection scheme and therefore have unpredictable performance.

Device performance can be estimated by following the signal path from a source, through the interconnect, to the destination. For example, the registered performance between two LEs on the same row can be calculated by adding the following parameters:

- LE register clock-to-output delay (t_{CO})
- Interconnect delay ($t_{SAMEROW}$)
- LE look-up table delay (t_{LUT})
- LE register setup time (t_{SI})

The routing delay depends on the placement of the source and destination LEs. A more complex registered path may involve multiple combinatorial LEs between the source and destination LEs.

Figure 26. FLEX 10KE Device IOE Timing Model





Figure 27. FLEX 10KE Device EAB Timing Model



| Table 31. EPF10K30E Device LE Timing Microparameters (Part 2 of 2) Note (1) | | | | | | | | | |
|---|---------|----------------|-----|----------------|-----|----------|------|--|--|
| Symbol | -1 Spee | -1 Speed Grade | | -2 Speed Grade | | ed Grade | Unit | | |
| | Min | Max | Min | Max | Min | Max | | | |
| t _{CGENR} | | 0.1 | | 0.1 | | 0.2 | ns | | |
| t _{CASC} | | 0.6 | | 0.8 | | 1.0 | ns | | |
| $t_{\mathbb{C}}$ | | 0.0 | | 0.0 | | 0.0 | ns | | |
| t_{CO} | | 0.3 | | 0.4 | | 0.5 | ns | | |
| t _{COMB} | | 0.4 | | 0.4 | | 0.6 | ns | | |
| t_{SU} | 0.4 | | 0.6 | | 0.6 | | ns | | |
| t_H | 0.7 | | 1.0 | | 1.3 | | ns | | |
| t _{PRE} | | 0.8 | | 0.9 | | 1.2 | ns | | |
| t _{CLR} | | 0.8 | | 0.9 | | 1.2 | ns | | |
| t _{CH} | 2.0 | | 2.5 | | 2.5 | | ns | | |
| t_{CL} | 2.0 | | 2.5 | | 2.5 | | ns | | |

| Table 32. EPF10K30E Device IOE Timing Microparameters Note (1) | | | | | | | | |
|--|---------|----------|---------|----------|---------|----------|------|--|
| Symbol | -1 Spec | ed Grade | -2 Spee | ed Grade | -3 Spec | ed Grade | Unit | |
| | Min | Max | Min | Max | Min | Max | | |
| t _{IOD} | | 2.4 | | 2.8 | | 3.8 | ns | |
| t _{IOC} | | 0.3 | | 0.4 | | 0.5 | ns | |
| t _{IOCO} | | 1.0 | | 1.1 | | 1.6 | ns | |
| t _{IOCOMB} | | 0.0 | | 0.0 | | 0.0 | ns | |
| t _{IOSU} | 1.2 | | 1.4 | | 1.9 | | ns | |
| t _{IOH} | 0.3 | | 0.4 | | 0.5 | | ns | |
| t _{IOCLR} | | 1.0 | | 1.1 | | 1.6 | ns | |
| t _{OD1} | | 1.9 | | 2.3 | | 3.0 | ns | |
| t _{OD2} | | 1.4 | | 1.8 | | 2.5 | ns | |
| t _{OD3} | | 4.4 | | 5.2 | | 7.0 | ns | |
| t_{XZ} | | 2.7 | | 3.1 | | 4.3 | ns | |
| t_{ZX1} | | 2.7 | | 3.1 | | 4.3 | ns | |
| t_{ZX2} | | 2.2 | | 2.6 | | 3.8 | ns | |
| t_{ZX3} | | 5.2 | | 6.0 | | 8.3 | ns | |
| t _{INREG} | | 3.4 | | 4.1 | | 5.5 | ns | |
| t _{IOFD} | | 0.8 | | 1.3 | | 2.4 | ns | |
| t _{INCOMB} | | 0.8 | | 1.3 | | 2.4 | ns | |

| Table 38. EPF10K50E Device LE Timing Microparameters (Part 2 of 2) Note (1) | | | | | | | | | | | |
|---|----------------|-----|----------------|-----|----------------|-----|------|--|--|--|--|
| Symbol | -1 Speed Grade | | -2 Speed Grade | | -3 Speed Grade | | Unit | | | | |
| | Min | Max | Min | Max | Min | Max | | | | | |
| t_H | 0.9 | | 1.0 | | 1.4 | | ns | | | | |
| t _{PRE} | | 0.5 | | 0.6 | | 0.8 | ns | | | | |
| t _{CLR} | | 0.5 | | 0.6 | | 0.8 | ns | | | | |
| t _{CH} | 2.0 | | 2.5 | | 3.0 | | ns | | | | |
| t_{CL} | 2.0 | | 2.5 | | 3.0 | | ns | | | | |

| Symbol | -1 Spee | d Grade | -2 Spee | ed Grade | -3 Spee | ed Grade | Unit |
|---------------------|---------|---------|---------|----------|---------|----------|------|
| | Min | Max | Min | Max | Min | Max | |
| t_{IOD} | | 2.2 | | 2.4 | | 3.3 | ns |
| t _{IOC} | | 0.3 | | 0.3 | | 0.5 | ns |
| t _{IOCO} | | 1.0 | | 1.0 | | 1.4 | ns |
| t_{IOCOMB} | | 0.0 | | 0.0 | | 0.2 | ns |
| t _{IOSU} | 1.0 | | 1.2 | | 1.7 | | ns |
| t_{IOH} | 0.3 | | 0.3 | | 0.5 | | ns |
| t_{IOCLR} | | 0.9 | | 1.0 | | 1.4 | ns |
| t_{OD1} | | 0.8 | | 0.9 | | 1.2 | ns |
| t_{OD2} | | 0.3 | | 0.4 | | 0.7 | ns |
| t_{OD3} | | 3.0 | | 3.5 | | 3.5 | ns |
| t_{XZ} | | 1.4 | | 1.7 | | 2.3 | ns |
| t_{ZX1} | | 1.4 | | 1.7 | | 2.3 | ns |
| t_{ZX2} | | 0.9 | | 1.2 | | 1.8 | ns |
| t _{ZX3} | | 3.6 | | 4.3 | | 4.6 | ns |
| t _{INREG} | | 4.9 | | 5.8 | | 7.8 | ns |
| t _{IOFD} | | 2.8 | | 3.3 | | 4.5 | ns |
| t _{INCOMB} | | 2.8 | | 3.3 | | 4.5 | ns |

| Table 50. EPF10K100E External Timing Parameters Notes (1), (2) | | | | | | | | | | |
|--|---------|----------|---------|----------------|-----|----------|------|--|--|--|
| Symbol | -1 Spec | ed Grade | -2 Spee | -2 Speed Grade | | ed Grade | Unit | | | |
| | Min | Max | Min | Max | Min | Max |] | | | |
| t _{DRR} | | 9.0 | | 12.0 | | 16.0 | ns | | | |
| t _{INSU} (3) | 2.0 | | 2.5 | | 3.3 | | ns | | | |
| t _{INH} (3) | 0.0 | | 0.0 | | 0.0 | | ns | | | |
| t _{outco} (3) | 2.0 | 5.2 | 2.0 | 6.9 | 2.0 | 9.1 | ns | | | |
| t _{INSU} (4) | 2.0 | | 2.2 | | - | | ns | | | |
| t _{INH} (4) | 0.0 | | 0.0 | | - | | ns | | | |
| t _{OUTCO} (4) | 0.5 | 3.0 | 0.5 | 4.6 | - | - | ns | | | |
| t _{PCISU} | 3.0 | | 6.2 | | - | | ns | | | |
| t _{PCIH} | 0.0 | | 0.0 | | _ | | ns | | | |
| t _{PCICO} | 2.0 | 6.0 | 2.0 | 6.9 | _ | _ | ns | | | |

| Table 51. EPF10K100E External Bidirectional Timing Parameters Notes (1), (2) | | | | | | | | | | |
|--|----------------|-----|---------|----------------|-----|----------|------|--|--|--|
| Symbol | -1 Speed Grade | | -2 Spee | -2 Speed Grade | | ed Grade | Unit | | | |
| | Min | Max | Min | Max | Min | Max | | | | |
| t _{INSUBIDIR} (3) | 1.7 | | 2.5 | | 3.3 | | ns | | | |
| t _{INHBIDIR} (3) | 0.0 | | 0.0 | | 0.0 | | ns | | | |
| t _{INSUBIDIR} (4) | 2.0 | | 2.8 | | _ | | ns | | | |
| t _{INHBIDIR} (4) | 0.0 | | 0.0 | | _ | | ns | | | |
| toutcobidir (3) | 2.0 | 5.2 | 2.0 | 6.9 | 2.0 | 9.1 | ns | | | |
| t _{XZBIDIR} (3) | | 5.6 | | 7.5 | | 10.1 | ns | | | |
| t _{ZXBIDIR} (3) | | 5.6 | | 7.5 | | 10.1 | ns | | | |
| toutcobidir (4) | 0.5 | 3.0 | 0.5 | 4.6 | _ | - | ns | | | |
| t _{XZBIDIR} (4) | | 4.6 | | 6.5 | | - | ns | | | |
| t _{ZXBIDIR} (4) | | 4.6 | | 6.5 | | - | ns | | | |

Notes to tables:

- (1) All timing parameters are described in Tables 24 through 30 in this data sheet.
- (2) These parameters are specified by characterization.
- (3) This parameter is measured without the use of the ClockLock or ClockBoost circuits.
- (4) This parameter is measured with the use of the ClockLock or ClockBoost circuits.

| Table 53. EPF10K130E Device IOE Timing Microparameters Note (1) | | | | | | | | | |
|---|-------------|-----|--------------------|-----|----------------|-----|------|--|--|
| Symbol | mbol -1 Spe | | ade -2 Speed Grade | | -3 Speed Grade | | Unit | | |
| | Min | Max | Min | Max | Min | Max | | | |
| t _{OD3} | | 4.0 | | 5.6 | | 7.5 | ns | | |
| t_{XZ} | | 2.8 | | 4.1 | | 5.5 | ns | | |
| t_{ZX1} | | 2.8 | | 4.1 | | 5.5 | ns | | |
| t_{ZX2} | | 2.8 | | 4.1 | | 5.5 | ns | | |
| t_{ZX3} | | 4.0 | | 5.6 | | 7.5 | ns | | |
| t _{INREG} | | 2.5 | | 3.0 | | 4.1 | ns | | |
| t _{IOFD} | | 0.4 | | 0.5 | | 0.6 | ns | | |
| t _{INCOMB} | | 0.4 | | 0.5 | | 0.6 | ns | | |

| Table 54. EPF10K130E Device EAB Internal Microparameters (Part 1 of 2) Note (1) | | | | | | | | |
|---|----------------|-----|----------------|-----|----------------|-----|------|--|
| Symbol | -1 Speed Grade | | -2 Speed Grade | | -3 Speed Grade | | Unit | |
| | Min | Max | Min | Max | Min | Max | | |
| t _{EABDATA1} | | 1.5 | | 2.0 | | 2.6 | ns | |
| t _{EABDATA2} | | 0.0 | | 0.0 | | 0.0 | ns | |
| t _{EABWE1} | | 1.5 | | 2.0 | | 2.6 | ns | |
| t _{EABWE2} | | 0.3 | | 0.4 | | 0.5 | ns | |
| t _{EABRE1} | | 0.3 | | 0.4 | | 0.5 | ns | |
| t _{EABRE2} | | 0.0 | | 0.0 | | 0.0 | ns | |
| t _{EABCLK} | | 0.0 | | 0.0 | | 0.0 | ns | |
| t _{EABCO} | | 0.3 | | 0.4 | | 0.5 | ns | |
| t _{EABBYPASS} | | 0.1 | | 0.1 | | 0.2 | ns | |
| t _{EABSU} | 0.8 | | 1.0 | | 1.4 | | ns | |
| t _{EABH} | 0.1 | | 0.2 | | 0.2 | | ns | |
| t _{EABCLR} | 0.3 | | 0.4 | | 0.5 | | ns | |
| t_{AA} | | 4.0 | | 5.0 | | 6.6 | ns | |
| t_{WP} | 2.7 | | 3.5 | | 4.7 | | ns | |
| t _{RP} | 1.0 | | 1.3 | | 1.7 | | ns | |
| t _{WDSU} | 1.0 | | 1.3 | | 1.7 | | ns | |
| t_{WDH} | 0.2 | | 0.2 | | 0.3 | | ns | |
| t _{WASU} | 1.6 | | 2.1 | | 2.8 | | ns | |
| t _{WAH} | 1.6 | | 2.1 | | 2.8 | | ns | |
| t _{RASU} | 3.0 | | 3.9 | | 5.2 | | ns | |
| t _{RAH} | 0.1 | | 0.1 | | 0.2 | | ns | |
| t_{WO} | | 1.5 | | 2.0 | | 2.6 | ns | |

| Table 54. EPF10K130E Device EAB Internal Microparameters (Part 2 of 2) Note (1) | | | | | | | | | |
|--|---------|---------|---------|---------|----------------------|-----|------|--|--|
| Symbol | -1 Spee | d Grade | -2 Spee | d Grade | Grade -3 Speed Grade | | Unit | | |
| | Min | Max | Min | Max | Min | Max | | | |
| t_{DD} | | 1.5 | | 2.0 | | 2.6 | ns | | |
| t _{EABOUT} | | 0.2 | | 0.3 | | 0.3 | ns | | |
| t _{EABCH} | 1.5 | | 2.0 | | 2.5 | | ns | | |
| t _{EABCL} | 2.7 | | 3.5 | | 4.7 | | ns | | |

| Table 55. EPF10K130E Device EAB Internal Timing Macroparameters Note (1) | | | | | | | |
|--|----------------|-----|----------------|-----|----------------|-----|------|
| Symbol | -1 Speed Grade | | -2 Speed Grade | | -3 Speed Grade | | Unit |
| | Min | Max | Min | Max | Min | Max | |
| t _{EABAA} | | 5.9 | | 7.5 | | 9.9 | ns |
| t _{EABRCOMB} | 5.9 | | 7.5 | | 9.9 | | ns |
| t _{EABRCREG} | 5.1 | | 6.4 | | 8.5 | | ns |
| t _{EABWP} | 2.7 | | 3.5 | | 4.7 | | ns |
| t _{EABWCOMB} | 5.9 | | 7.7 | | 10.3 | | ns |
| t _{EABWCREG} | 5.4 | | 7.0 | | 9.4 | | ns |
| t _{EABDD} | | 3.4 | | 4.5 | | 5.9 | ns |
| t _{EABDATACO} | | 0.5 | | 0.7 | | 0.8 | ns |
| t _{EABDATASU} | 0.8 | | 1.0 | | 1.4 | | ns |
| t _{EABDATAH} | 0.1 | | 0.1 | | 0.2 | | ns |
| t _{EABWESU} | 1.1 | | 1.4 | | 1.9 | | ns |
| t _{EABWEH} | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{EABWDSU} | 1.0 | | 1.3 | | 1.7 | | ns |
| t _{EABWDH} | 0.2 | | 0.2 | | 0.3 | | ns |
| t _{EABWASU} | 4.1 | | 5.1 | | 6.8 | | ns |
| t _{EABWAH} | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{EABWO} | | 3.4 | | 4.5 | | 5.9 | ns |

| Symbol | -1 Speed Grade | | -2 Speed Grade | | -3 Speed Grade | | Unit |
|--------------------------|----------------|-----|----------------|-----|----------------|------|------|
| | Min | Max | Min | Max | Min | Max | |
| t _{DIN2IOE} | | 2.8 | | 3.5 | | 4.4 | ns |
| t _{DIN2LE} | | 0.7 | | 1.2 | | 1.6 | ns |
| t _{DIN2DATA} | | 1.6 | | 1.9 | | 2.2 | ns |
| t _{DCLK2IOE} | | 1.6 | | 2.1 | | 2.7 | ns |
| t _{DCLK2LE} | | 0.7 | | 1.2 | | 1.6 | ns |
| t _{SAMELAB} | | 0.1 | | 0.2 | | 0.2 | ns |
| t _{SAMEROW} | | 1.9 | | 3.4 | | 5.1 | ns |
| t _{SAME} COLUMN | | 0.9 | | 2.6 | | 4.4 | ns |
| t _{DIFFROW} | | 2.8 | | 6.0 | | 9.5 | ns |
| t _{TWOROWS} | | 4.7 | | 9.4 | | 14.6 | ns |
| t _{LEPERIPH} | | 3.1 | | 4.7 | | 6.9 | ns |
| t _{LABCARRY} | | 0.6 | | 0.8 | | 1.0 | ns |
| t _{LABCASC} | | 0.9 | | 1.2 | | 1.6 | ns |

| Table 57. EPF10K130E External Timing Parameters Notes (1), (2) | | | | | | | | | |
|--|----------------|-----|----------------|------|----------------|------|------|--|--|
| Symbol | -1 Speed Grade | | -2 Speed Grade | | -3 Speed Grade | | Unit | | |
| | Min | Max | Min | Max | Min | Max | | | |
| t _{DRR} | | 9.0 | | 12.0 | | 16.0 | ns | | |
| t _{INSU} (3) | 1.9 | | 2.1 | | 3.0 | | ns | | |
| t _{INH} (3) | 0.0 | | 0.0 | | 0.0 | | ns | | |
| t _{outco} (3) | 2.0 | 5.0 | 2.0 | 7.0 | 2.0 | 9.2 | ns | | |
| t _{INSU} (4) | 0.9 | | 1.1 | | - | | ns | | |
| t _{INH} (4) | 0.0 | | 0.0 | | - | | ns | | |
| t _{OUTCO} (4) | 0.5 | 4.0 | 0.5 | 6.0 | - | - | ns | | |
| t _{PCISU} | 3.0 | | 6.2 | | - | | ns | | |
| t _{PCIH} | 0.0 | | 0.0 | | - | | ns | | |
| t _{PCICO} | 2.0 | 6.0 | 2.0 | 6.9 | _ | _ | ns | | |