# E·XFL

### Intel - EPF10K30EQC208-2N Datasheet



Welcome to E-XFL.COM

### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	216
Number of Logic Elements/Cells	1728
Total RAM Bits	24576
Number of I/O	147
Number of Gates	119000
Voltage - Supply	2.375V ~ 2.625V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 70°C (TA)
Package / Case	208-BFQFP
Supplier Device Package	208-PQFP (28x28)
Purchase URL	https://www.e-xfl.com/product-detail/intel/epf10k30eqc208-2n

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Similar to the FLEX 10KE architecture, embedded gate arrays are the fastest-growing segment of the gate array market. As with standard gate arrays, embedded gate arrays implement general logic in a conventional "sea-of-gates" architecture. Additionally, embedded gate arrays have dedicated die areas for implementing large, specialized functions. By embedding functions in silicon, embedded gate arrays reduce die area and increase speed when compared to standard gate arrays. While embedded megafunctions typically cannot be customized, FLEX 10KE devices are programmable, providing the designer with full control over embedded megafunctions and general logic, while facilitating iterative design changes during debugging.

Each FLEX 10KE device contains an embedded array and a logic array. The embedded array is used to implement a variety of memory functions or complex logic functions, such as digital signal processing (DSP), wide data-path manipulation, microcontroller applications, and datatransformation functions. The logic array performs the same function as the sea-of-gates in the gate array and is used to implement general logic such as counters, adders, state machines, and multiplexers. The combination of embedded and logic arrays provides the high performance and high density of embedded gate arrays, enabling designers to implement an entire system on a single device.

FLEX 10KE devices are configured at system power-up with data stored in an Altera serial configuration device or provided by a system controller. Altera offers the EPC1, EPC2, and EPC16 configuration devices, which configure FLEX 10KE devices via a serial data stream. Configuration data can also be downloaded from system RAM or via the Altera BitBlaster<sup>TM</sup>, ByteBlasterMV<sup>TM</sup>, or MasterBlaster download cables. After a FLEX 10KE device has been configured, it can be reconfigured in-circuit by resetting the device and loading new data. Because reconfiguration requires less than 85 ms, real-time changes can be made during system operation.

FLEX 10KE devices contain an interface that permits microprocessors to configure FLEX 10KE devices serially or in-parallel, and synchronously or asynchronously. The interface also enables microprocessors to treat a FLEX 10KE device as memory and configure it by writing to a virtual memory location, making it easy to reconfigure the device.

#### Cascade Chain

With the cascade chain, the FLEX 10KE architecture can implement functions that have a very wide fan-in. Adjacent LUTs can be used to compute portions of the function in parallel; the cascade chain serially connects the intermediate values. The cascade chain can use a logical AND or logical OR (via De Morgan's inversion) to connect the outputs of adjacent LEs. An a delay as low as 0.6 ns per LE, each additional LE provides four more inputs to the effective width of a function. Cascade chain logic can be created automatically by the Altera Compiler during design processing, or manually by the designer during design entry.

Cascade chains longer than eight bits are implemented automatically by linking several LABs together. For easier routing, a long cascade chain skips every other LAB in a row. A cascade chain longer than one LAB skips either from even-numbered LAB to even-numbered LAB, or from odd-numbered LAB to odd-numbered LAB (e.g., the last LE of the first LAB in a row cascades to the first LE of the third LAB). The cascade chain does not cross the center of the row (e.g., in the EPF10K50E device, the cascade chain stops at the eighteenth LAB and a new one begins at the nineteenth LAB). This break is due to the EAB's placement in the middle of the row.

Figure 10 shows how the cascade function can connect adjacent LEs to form functions with a wide fan-in. These examples show functions of 4n variables implemented with n LEs. The LE delay is 0.9 ns; the cascade chain delay is 0.6 ns. With the cascade chain, 2.7 ns are needed to decode a 16-bit address.



Figure 10. FLEX 10KE Cascade Chain Operation

Altera Corporation

### Normal Mode

The normal mode is suitable for general logic applications and wide decoding functions that can take advantage of a cascade chain. In normal mode, four data inputs from the LAB local interconnect and the carry-in are inputs to a four-input LUT. The Altera Compiler automatically selects the carry-in or the DATA3 signal as one of the inputs to the LUT. The LUT output can be combined with the cascade-in signal to form a cascade chain through the cascade-out signal. Either the register or the LUT can be used to drive both the local interconnect and the FastTrack Interconnect routing structure at the same time.

The LUT and the register in the LE can be used independently (register packing). To support register packing, the LE has two outputs; one drives the local interconnect, and the other drives the FastTrack Interconnect routing structure. The DATA4 signal can drive the register directly, allowing the LUT to compute a function that is independent of the registered signal; a three-input function can be computed in the LUT, and a fourth independent signal can be registered. Alternatively, a four-input function can be generated, and one of the inputs to this function can be used to drive the register. The register in a packed LE can still use the clock enable, clear, and preset signals in the LE. In a packed LE, the register can drive the FastTrack Interconnect routing structure while the LUT drives the local interconnect, or vice versa.

### Arithmetic Mode

The arithmetic mode offers 2 three-input LUTs that are ideal for implementing adders, accumulators, and comparators. One LUT computes a three-input function; the other generates a carry output. As shown in Figure 11 on page 22, the first LUT uses the carry-in signal and two data inputs from the LAB local interconnect to generate a combinatorial or registered output. For example, in an adder, this output is the sum of three signals: a, b, and carry-in. The second LUT uses the same three signals to generate a carry-out signal, thereby creating a carry chain. The arithmetic mode also supports simultaneous use of the cascade chain.

### **Up/Down Counter Mode**

The up/down counter mode offers counter enable, clock enable, synchronous up/down control, and data loading options. These control signals are generated by the data inputs from the LAB local interconnect, the carry-in signal, and output feedback from the programmable register. Use 2 three-input LUTs: one generates the counter data, and the other generates the fast carry bit. A 2-to-1 multiplexer provides synchronous loading. Data can also be loaded asynchronously with the clear and preset register control signals without using the LUT resources.

In addition to the six clear and preset modes, FLEX 10KE devices provide a chip-wide reset pin that can reset all registers in the device. Use of this feature is set during design entry. In any of the clear and preset modes, the chip-wide reset overrides all other signals. Registers with asynchronous presets may be preset when the chip-wide reset is asserted. Inversion can be used to implement the asynchronous preset. Figure 12 shows examples of how to setup the preset and clear inputs for the desired functionality.



When dedicated inputs drive non-inverted and inverted peripheral clears, clock enables, and output enables, two signals on the peripheral control bus will be used.

Tables 8 and 9 list the sources for each peripheral control signal, and show how the output enable, clock enable, clock, and clear signals share 12 peripheral control signals. The tables also show the rows that can drive global signals.

Table 8. Peripheral Bus Sources for EPF10K30E, EPF10K50E & EPF10K50S Devices					
Peripheral Control Signal	EPF10K30E	EPF10K50E EPF10K50S			
OEO	Row A	Row A			
OE1	Row B	Row B			
OE2	Row C	Row D			
OE3	Row D	Row F			
OE4	Row E	Row H			
OE5	Row F	Row J			
CLKENA0/CLK0/GLOBAL0	Row A	Row A			
CLKENA1/OE6/GLOBAL1	Row B	Row C			
CLKENA2/CLR0	Row C	Row E			
CLKENA3/OE7/GLOBAL2	Row D	Row G			
CLKENA4/CLR1	Row E	Row I			
CLKENA5/CLK1/GLOBAL3	Row F	Row J			

Г

Table 17. 32-	Bit IDCOD	E for FLEX 10KE Devices	Note (1)					
Device		IDCODE (32 Bits)						
	Version (4 Bits)	Part Number (16 Bits)	Manufacturer's Identity (11 Bits)	<b>1 (1 Bit)</b> (2)				
EPF10K30E	0001	0001 0000 0011 0000	00001101110	1				
EPF10K50E EPF10K50S	0001	0001 0000 0101 0000	00001101110	1				
EPF10K100E	0010	0000 0001 0000 0000	00001101110	1				
EPF10K130E	0001	0000 0001 0011 0000	00001101110	1				
EPF10K200E EPF10K200S	0001	0000 0010 0000 0000	00001101110	1				

#### Notes:

(1) The most significant bit (MSB) is on the left.

(2) The least significant bit (LSB) for all JTAG IDCODEs is 1.

FLEX 10KE devices include weak pull-up resistors on the JTAG pins.



For more information, see the following documents:

- Application Note 39 (IEEE Std. 1149.1 (JTAG) Boundary-Scan Testing in Altera Devices)
- BitBlaster Serial Download Cable Data Sheet
- ByteBlasterMV Parallel Port Download Cable Data Sheet
- Jam Programming & Test Language Specification

### **Generic Testing**

Each FLEX 10KE device is functionally tested. Complete testing of each configurable static random access memory (SRAM) bit and all logic functionality ensures 100% yield. AC test measurements for FLEX 10KE devices are made under conditions equivalent to those shown in Figure 21. Multiple test patterns can be used to configure devices during all stages of the production flow.

### Figure 21. FLEX 10KE AC Test Conditions

Power supply transients can affect AC measurements. Simultaneous transitions of multiple outputs should be avoided for accurate measurement. Threshold tests must not be performed under AC conditions. Large-amplitude, fast-groundcurrent transients normally occur as the device outputs discharge the load capacitances. When these transients flow through the parasitic inductance between the device ground pin and the test system ground, significant reductions in observable noise immunity can result. Numbers in brackets are for 2.5-V devices or outputs. Numbers without brackets are for 3.3-V. devices or outputs.



### Operating Conditions

Tables 19 through 23 provide information on absolute maximum ratings, recommended operating conditions, DC operating conditions, and capacitance for 2.5-V FLEX 10KE devices.

Table 19	Table 19. FLEX 10KE 2.5-V Device Absolute Maximum Ratings       Note (1)						
Symbol	Parameter	Conditions	Min	Max	Unit		
V <sub>CCINT</sub>	Supply voltage	With respect to ground (2)	-0.5	3.6	V		
V <sub>CCIO</sub>			-0.5	4.6	V		
VI	DC input voltage		-2.0	5.75	V		
IOUT	DC output current, per pin		-25	25	mA		
T <sub>STG</sub>	Storage temperature	No bias	-65	150	°C		
T <sub>AMB</sub>	Ambient temperature	Under bias	-65	135	°C		
TJ	Junction temperature	PQFP, TQFP, BGA, and FineLine BGA		135	°C		
		packages, under blas					
		Ceramic PGA packages, under bias		150	°C		

Table 22	2. FLEX 10KE 2.5-V Dev	vice DC Operating Condition	ns Notes (6), (7)			
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>IH</sub>	High-level input voltage		$1.7, 0.5 \times V_{CCIO}$ (8)		5.75	V
V <sub>IL</sub>	Low-level input voltage		-0.5		0.8, 0.3 × V <sub>CCIO</sub> <i>(8)</i>	V
V <sub>OH</sub>	3.3-V high-level TTL output voltage	I <sub>OH</sub> = -8 mA DC, V <sub>CCIO</sub> = 3.00 V <i>(</i> 9 <i>)</i>	2.4			V
	3.3-V high-level CMOS output voltage	I <sub>OH</sub> = -0.1 mA DC, V <sub>CCIO</sub> = 3.00 V <i>(</i> 9 <i>)</i>	V <sub>CCIO</sub> – 0.2			V
	3.3-V high-level PCI output voltage	$I_{OH} = -0.5 \text{ mA DC},$ $V_{CCIO} = 3.00 \text{ to } 3.60 \text{ V} (9)$	$0.9  imes V_{CCIO}$			V
	2.5-V high-level output voltage	I <sub>OH</sub> = -0.1 mA DC, V <sub>CCIO</sub> = 2.30 V <i>(</i> 9 <i>)</i>	2.1			V
		I <sub>OH</sub> = -1 mA DC, V <sub>CCIO</sub> = 2.30 V <i>(9)</i>	2.0			V
		$I_{OH} = -2 \text{ mA DC},$ $V_{CCIO} = 2.30 \text{ V} (9)$	1.7			V
V <sub>OL</sub>	3.3-V low-level TTL output voltage	I <sub>OL</sub> = 12 mA DC, V <sub>CCIO</sub> = 3.00 V <i>(10)</i>			0.45	V
	3.3-V low-level CMOS output voltage	I <sub>OL</sub> = 0.1 mA DC, V <sub>CCIO</sub> = 3.00 V (10)			0.2	V
	3.3-V low-level PCI output voltage	$I_{OL}$ = 1.5 mA DC, V <sub>CCIO</sub> = 3.00 to 3.60 V (10)			$0.1 \times V_{CCIO}$	V
	2.5-V low-level output voltage	$I_{OL} = 0.1 \text{ mA DC},$ $V_{CCIO} = 2.30 \text{ V} (10)$			0.2	V
		I <sub>OL</sub> = 1 mA DC, V <sub>CCIO</sub> = 2.30 V (10)			0.4	V
		I <sub>OL</sub> = 2 mA DC, V <sub>CCIO</sub> = 2.30 V (10)			0.7	V
I <sub>I</sub>	Input pin leakage current	$V_{I} = V_{CCIOmax}$ to 0 V (11)	-10		10	μA
I <sub>OZ</sub>	Tri-stated I/O pin leakage current	$V_{O} = V_{CCIOmax}$ to 0 V (11)	-10		10	μA
I <sub>CC0</sub>	V <sub>CC</sub> supply current (standby)	V <sub>I</sub> = ground, no load, no toggling inputs		5		mA
		V <sub>I</sub> = ground, no load, no toggling inputs <i>(12)</i>		10		mA
R <sub>CONF</sub>	Value of I/O pin pull-	V <sub>CCIO</sub> = 3.0 V (13)	20		50	k¾
	up resistor before and during configuration	$V_{CCIO} = 2.3 V (13)$	30		80	k¾

Figure 25. FLEX 10KE Device LE Timing Model





Figure 28. Synchronous Bidirectional Pin External Timing Model

Tables 24 through 28 describe the FLEX 10KE device internal timing parameters. Tables 29 through 30 describe the FLEX 10KE external timing parameters and their symbols.

Table 24. LE	Timing Microparameters (Part 1 of 2) Note (1)	
Symbol	Parameter	Condition
t <sub>LUT</sub>	LUT delay for data-in	
t <sub>CLUT</sub>	LUT delay for carry-in	
t <sub>RLUT</sub>	LUT delay for LE register feedback	
t <sub>PACKED</sub>	Data-in to packed register delay	
t <sub>EN</sub>	LE register enable delay	
t <sub>CICO</sub>	Carry-in to carry-out delay	
t <sub>CGEN</sub>	Data-in to carry-out delay	
t <sub>CGENR</sub>	LE register feedback to carry-out delay	
t <sub>CASC</sub>	Cascade-in to cascade-out delay	
t <sub>C</sub>	LE register control signal delay	
t <sub>CO</sub>	LE register clock-to-output delay	
t <sub>COMB</sub>	Combinatorial delay	
t <sub>SU</sub>	LE register setup time for data and enable signals before clock; LE register	
	recovery time after asynchronous clear, preset, or load	
t <sub>H</sub>	LE register hold time for data and enable signals after clock	
t <sub>PRE</sub>	LE register preset delay	

Table 24. LE	Timing Microparameters (Part 2 of 2) Note (1)	
Symbol	Parameter	Condition
t <sub>CLR</sub>	LE register clear delay	
t <sub>CH</sub>	Minimum clock high time from clock pin	
t <sub>CL</sub>	Minimum clock low time from clock pin	

Table 25. IOE	Timing Microparameters Note (1)	
Symbol	Parameter	Conditions
t <sub>IOD</sub>	IOE data delay	
t <sub>IOC</sub>	IOE register control signal delay	
t <sub>IOCO</sub>	IOE register clock-to-output delay	
t <sub>IOCOMB</sub>	IOE combinatorial delay	
t <sub>IOSU</sub>	IOE register setup time for data and enable signals before clock; IOE register recovery time after asynchronous clear	
t <sub>IOH</sub>	IOE register hold time for data and enable signals after clock	
t <sub>IOCLR</sub>	IOE register clear time	
t <sub>OD1</sub>	Output buffer and pad delay, slow slew rate = off, $V_{CCIO}$ = 3.3 V	C1 = 35 pF (2)
t <sub>OD2</sub>	Output buffer and pad delay, slow slew rate = off, $V_{CCIO}$ = 2.5 V	C1 = 35 pF (3)
t <sub>OD3</sub>	Output buffer and pad delay, slow slew rate = on	C1 = 35 pF (4)
t <sub>XZ</sub>	IOE output buffer disable delay	
t <sub>ZX1</sub>	IOE output buffer enable delay, slow slew rate = off, $V_{CCIO}$ = 3.3 V	C1 = 35 pF (2)
t <sub>ZX2</sub>	IOE output buffer enable delay, slow slew rate = off, $V_{CCIO}$ = 2.5 V	C1 = 35 pF (3)
t <sub>ZX3</sub>	IOE output buffer enable delay, slow slew rate = on	C1 = 35 pF (4)
t <sub>INREG</sub>	IOE input pad and buffer to IOE register delay	
t <sub>IOFD</sub>	IOE register feedback delay	
t <sub>INCOMB</sub>	IOE input pad and buffer to FastTrack Interconnect delay	

Table 27. EAE	<b>3 Timing Macroparameters</b> Note (1), (6)	
Symbol	Parameter	Conditions
t <sub>EABAA</sub>	EAB address access delay	
t <sub>EABRCCOMB</sub>	EAB asynchronous read cycle time	
t <sub>EABRCREG</sub>	EAB synchronous read cycle time	
t <sub>EABWP</sub>	EAB write pulse width	
t <sub>EABWCCOMB</sub>	EAB asynchronous write cycle time	
t <sub>EABWCREG</sub>	EAB synchronous write cycle time	
t <sub>EABDD</sub>	EAB data-in to data-out valid delay	
t <sub>EABDATACO</sub>	EAB clock-to-output delay when using output registers	
t <sub>EABDATASU</sub>	EAB data/address setup time before clock when using input register	
t <sub>EABDATAH</sub>	EAB data/address hold time after clock when using input register	
t <sub>EABWESU</sub>	EAB WE setup time before clock when using input register	
t <sub>EABWEH</sub>	EAB WE hold time after clock when using input register	
t <sub>EABWDSU</sub>	EAB data setup time before falling edge of write pulse when not using input registers	
t <sub>EABWDH</sub>	EAB data hold time after falling edge of write pulse when not using input registers	
t <sub>EABWASU</sub>	EAB address setup time before rising edge of write pulse when not using	
	input registers	
t <sub>EABWAH</sub>	EAB address hold time after falling edge of write pulse when not using input	
	registers	
t <sub>EABWO</sub>	EAB write enable to data output valid delay	

Table 34. EPF10K	30E Device	EAB Internal	Timing Ma	croparamet	ers Note	(1)	
Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit
	Min	Max	Min	Max	Min	Мах	
t <sub>EABAA</sub>		6.4		7.6		8.8	ns
t <sub>EABRCOMB</sub>	6.4		7.6		8.8		ns
t <sub>EABRCREG</sub>	4.4		5.1		6.0		ns
t <sub>EABWP</sub>	2.5		2.9		3.3		ns
t <sub>EABWCOMB</sub>	6.0		7.0		8.0		ns
t <sub>EABWCREG</sub>	6.8		7.8		9.0		ns
t <sub>EABDD</sub>		5.7		6.7		7.7	ns
t <sub>EABDATACO</sub>		0.8		0.9		1.1	ns
t <sub>EABDATASU</sub>	1.5		1.7		2.0		ns
t <sub>EABDATAH</sub>	0.0		0.0		0.0		ns
t <sub>EABWESU</sub>	1.3		1.4		1.7		ns
t <sub>EABWEH</sub>	0.0		0.0		0.0		ns
t <sub>EABWDSU</sub>	1.5		1.7		2.0		ns
t <sub>EABWDH</sub>	0.0		0.0		0.0		ns
t <sub>EABWASU</sub>	3.0		3.6		4.3		ns
t <sub>EABWAH</sub>	0.5		0.5		0.4		ns
t <sub>EABWO</sub>		5.1		6.0		6.8	ns

Symbol	-1 Spee	d Grade	-2 Spee	-2 Speed Grade		d Grade	Unit
	Min	Max	Min	Max	Min	Max	
CGENR		0.1		0.1		0.2	ns
CASC		0.6		0.9		1.2	ns
С		0.8		1.0		1.4	ns
со		0.6		0.8		1.1	ns
СОМВ		0.4		0.5		0.7	ns
SU	0.4		0.6		0.7		ns
Н	0.5		0.7		0.9		ns
PRE		0.8		1.0		1.4	ns
CLR		0.8		1.0		1.4	ns
СН	1.5		2.0		2.5		ns
	1.5		2.0		2.5		ns

Symbol	-1 Speed Grade		-2 Spee	-2 Speed Grade		ed Grade	Unit
	Min	Max	Min	Max	Min	Мах	
IOD		1.7		2.0		2.6	ns
tioc		0.0		0.0		0.0	ns
tioco		1.4		1.6		2.1	ns
t <sub>IOCOMB</sub>		0.5		0.7		0.9	ns
t <sub>IOSU</sub>	0.8		1.0		1.3		ns
t <sub>іон</sub>	0.7		0.9		1.2		ns
t <sub>IOCLR</sub>		0.5		0.7		0.9	ns
t <sub>OD1</sub>		3.0		4.2		5.6	ns
t <sub>OD2</sub>		3.0		4.2		5.6	ns
t <sub>OD3</sub>		4.0		5.5		7.3	ns
t <sub>XZ</sub>		3.5		4.6		6.1	ns
t <sub>ZX1</sub>		3.5		4.6		6.1	ns
tzx2		3.5		4.6		6.1	ns
t <sub>ZX3</sub>		4.5		5.9		7.8	ns
INREG		2.0		2.6		3.5	ns
t <sub>IOFD</sub>		0.5		0.8		1.2	ns
t <sub>INCOMB</sub>		0.5		0.8		1.2	ns

Г

Table 50. EPF10K100E External Timing Parameters     Notes (1), (2)							
Symbol	-1 Spee	d Grade	-2 Spee	Speed Grade -3 Spee		d Grade	Unit
	Min	Max	Min	Max	Min	Max	
t <sub>DRR</sub>		9.0		12.0		16.0	ns
t <sub>INSU</sub> (3)	2.0		2.5		3.3		ns
t <sub>INH</sub> (3)	0.0		0.0		0.0		ns
t <sub>оитсо</sub> (3)	2.0	5.2	2.0	6.9	2.0	9.1	ns
t <sub>INSU</sub> (4)	2.0		2.2		-		ns
t <sub>INH</sub> (4)	0.0		0.0		-		ns
t <sub>оитсо</sub> (4)	0.5	3.0	0.5	4.6	-	-	ns
t <sub>PCISU</sub>	3.0		6.2		-		ns
t <sub>PCIH</sub>	0.0		0.0		-		ns
t <sub>PCICO</sub>	2.0	6.0	2.0	6.9	_	_	ns

 Table 51. EPF10K100E External Bidirectional Timing Parameters
 Notes (1), (2)

Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit
	Min	Max	Min	Max	Min	Max	
t <sub>INSUBIDIR</sub> (3)	1.7		2.5		3.3		ns
t <sub>INHBIDIR</sub> (3)	0.0		0.0		0.0		ns
t <sub>INSUBIDIR</sub> (4)	2.0		2.8		-		ns
t <sub>INHBIDIR</sub> (4)	0.0		0.0		-		ns
t <sub>OUTCOBIDIR</sub> (3)	2.0	5.2	2.0	6.9	2.0	9.1	ns
t <sub>XZBIDIR</sub> (3)		5.6		7.5		10.1	ns
t <sub>ZXBIDIR</sub> (3)		5.6		7.5		10.1	ns
t <sub>OUTCOBIDIR</sub> (4)	0.5	3.0	0.5	4.6	-	-	ns
t <sub>XZBIDIR</sub> (4)		4.6		6.5		-	ns
t <sub>ZXBIDIR</sub> (4)		4.6		6.5		-	ns

### Notes to tables:

(1) All timing parameters are described in Tables 24 through 30 in this data sheet.

(2) These parameters are specified by characterization.

(3) This parameter is measured without the use of the ClockLock or ClockBoost circuits.

(4) This parameter is measured with the use of the ClockLock or ClockBoost circuits.

Table 54. EPF10K	130E Device	EAB Interna	al Micropara	ameters (Pa	rt 2 of 2)	Note (1)	
Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit
	Min	Max	Min	Max	Min	Max	
t <sub>DD</sub>		1.5		2.0		2.6	ns
t <sub>EABOUT</sub>		0.2		0.3		0.3	ns
t <sub>EABCH</sub>	1.5		2.0		2.5		ns
t <sub>EABCL</sub>	2.7		3.5		4.7		ns

Table 55. EPF10K130E Device EAB Internal Timing Macroparameters       Note (1)							
Symbol	-1 Spee	d Grade	-2 Spee	-2 Speed Grade		d Grade	Unit
	Min	Max	Min	Max	Min	Max	
t <sub>EABAA</sub>		5.9		7.5		9.9	ns
t <sub>EABRCOMB</sub>	5.9		7.5		9.9		ns
t <sub>EABRCREG</sub>	5.1		6.4		8.5		ns
t <sub>EABWP</sub>	2.7		3.5		4.7		ns
t <sub>EABWCOMB</sub>	5.9		7.7		10.3		ns
t <sub>EABWCREG</sub>	5.4		7.0		9.4		ns
t <sub>EABDD</sub>		3.4		4.5		5.9	ns
t <sub>EABDATACO</sub>		0.5		0.7		0.8	ns
t <sub>EABDATASU</sub>	0.8		1.0		1.4		ns
t <sub>EABDATAH</sub>	0.1		0.1		0.2		ns
t <sub>EABWESU</sub>	1.1		1.4		1.9		ns
t <sub>EABWEH</sub>	0.0		0.0		0.0		ns
t <sub>EABWDSU</sub>	1.0		1.3		1.7		ns
t <sub>EABWDH</sub>	0.2		0.2		0.3		ns
t <sub>EABWASU</sub>	4.1		5.1		6.8		ns
t <sub>EABWAH</sub>	0.0		0.0		0.0		ns
t <sub>EABWO</sub>		3.4		4.5		5.9	ns

Table 58. EPF10K	130E Extern	al Bidirectio	nal Timing	Parameters	Notes (	(1), (2)	
Symbol	-1 Spee	ed Grade	-2 Spee	-2 Speed Grade		ed Grade	Unit
	Min	Max	Min	Max	Min	Max	
t <sub>INSUBIDIR</sub> (3)	2.2		2.4		3.2		ns
t <sub>INHBIDIR</sub> (3)	0.0		0.0		0.0		ns
t <sub>INSUBIDIR</sub> (4)	2.8		3.0		-		ns
t <sub>INHBIDIR</sub> (4)	0.0		0.0		-		ns
toutcobidir (3)	2.0	5.0	2.0	7.0	2.0	9.2	ns
t <sub>XZBIDIR</sub> (3)		5.6		8.1		10.8	ns
t <sub>ZXBIDIR</sub> (3)		5.6		8.1		10.8	ns
toutcobidir (4)	0.5	4.0	0.5	6.0	_	-	ns
t <sub>XZBIDIR</sub> (4)		4.6		7.1		-	ns
t <sub>ZXBIDIR</sub> (4)		4.6		7.1		-	ns

### Notes to tables:

(1) All timing parameters are described in Tables 24 through 30 in this data sheet.

(2) These parameters are specified by characterization.

(3) This parameter is measured without the use of the ClockLock or ClockBoost circuits.

(4) This parameter is measured with the use of the ClockLock or ClockBoost circuits.

## Tables 59 through 65 show EPF10K200E device internal and external timing parameters.

Table 59. EPF10	K200E Device	e LE Timing	Microparam	eters (Part	1 of 2) N	ote (1)	
Symbol	-1 Spee	d Grade	-2 Spee	-2 Speed Grade		d Grade	Unit
	Min	Max	Min	Max	Min	Max	
t <sub>LUT</sub>		0.7		0.8		1.2	ns
t <sub>CLUT</sub>		0.4		0.5		0.6	ns
t <sub>RLUT</sub>		0.6		0.7		0.9	ns
t <sub>PACKED</sub>		0.3		0.5		0.7	ns
t <sub>EN</sub>		0.4		0.5		0.6	ns
t <sub>CICO</sub>		0.2		0.2		0.3	ns
t <sub>CGEN</sub>		0.4		0.4		0.6	ns
t <sub>CGENR</sub>		0.2		0.2		0.3	ns
t <sub>CASC</sub>		0.7		0.8		1.2	ns
t <sub>C</sub>		0.5		0.6		0.8	ns
t <sub>CO</sub>		0.5		0.6		0.8	ns
t <sub>COMB</sub>		0.4		0.6		0.8	ns
t <sub>SU</sub>	0.4		0.6		0.7		ns

Table 59. EPF10K.	200E Device	LE Timing	Microparam	eters (Part	2 of 2) N	ote (1)	
Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit
	Min	Мах	Min	Max	Min	Max	
t <sub>H</sub>	0.9		1.1		1.5		ns
t <sub>PRE</sub>		0.5		0.6		0.8	ns
t <sub>CLR</sub>		0.5		0.6		0.8	ns
t <sub>CH</sub>	2.0		2.5		3.0		ns
t <sub>CL</sub>	2.0		2.5		3.0		ns

Table 60. EPF10K200E Device IOE Timing Microparameters       Note (1)							
Symbol	-1 Spee	ed Grade	-2 Spee	d Grade	-3 Spee	ed Grade	Unit
	Min	Max	Min	Max	Min	Max	
t <sub>IOD</sub>		1.6		1.9		2.6	ns
t <sub>IOC</sub>		0.3		0.3		0.5	ns
t <sub>IOCO</sub>		1.6		1.9		2.6	ns
t <sub>IOCOMB</sub>		0.5		0.6		0.8	ns
t <sub>IOSU</sub>	0.8		0.9		1.2		ns
t <sub>IOH</sub>	0.7		0.8		1.1		ns
t <sub>IOCLR</sub>		0.2		0.2		0.3	ns
t <sub>OD1</sub>		0.6		0.7		0.9	ns
t <sub>OD2</sub>		0.1		0.2		0.7	ns
t <sub>OD3</sub>		2.5		3.0		3.9	ns
t <sub>XZ</sub>		4.4		5.3		7.1	ns
t <sub>ZX1</sub>		4.4		5.3		7.1	ns
t <sub>ZX2</sub>		3.9		4.8		6.9	ns
t <sub>ZX3</sub>		6.3		7.6		10.1	ns
t <sub>INREG</sub>		4.8		5.7		7.7	ns
t <sub>IOFD</sub>		1.5		1.8		2.4	ns
t <sub>INCOMB</sub>		1.5		1.8		2.4	ns

Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit
	Min	Max	Min	Max	Min	Max	
t <sub>EABDATA1</sub>		1.7		2.4		3.2	ns
t <sub>EABDATA2</sub>		0.4		0.6		0.8	ns
t <sub>EABWE1</sub>		1.0		1.4		1.9	ns
t <sub>EABWE2</sub>		0.0		0.0		0.0	ns
t <sub>EABRE1</sub>		0.0		0.0		0.0	
t <sub>EABRE2</sub>		0.4		0.6		0.8	
t <sub>EABCLK</sub>		0.0		0.0		0.0	ns
t <sub>EABCO</sub>		0.8		1.1		1.5	ns
t <sub>EABBYPASS</sub>		0.0		0.0		0.0	ns
t <sub>EABSU</sub>	0.7		1.0		1.3		ns
t <sub>EABH</sub>	0.4		0.6		0.8		ns
t <sub>EABCLR</sub>	0.8		1.1		1.5		
t <sub>AA</sub>		2.0		2.8		3.8	ns
t <sub>WP</sub>	2.0		2.8		3.8		ns
t <sub>RP</sub>	1.0		1.4		1.9		
t <sub>WDSU</sub>	0.5		0.7		0.9		ns
t <sub>WDH</sub>	0.1		0.1		0.2		ns
t <sub>WASU</sub>	1.0		1.4		1.9		ns
t <sub>WAH</sub>	1.5		2.1		2.9		ns
t <sub>RASU</sub>	1.5		2.1		2.8		
t <sub>RAH</sub>	0.1		0.1		0.2		
t <sub>WO</sub>		2.1		2.9		4.0	ns
t <sub>DD</sub>		2.1		2.9		4.0	ns
t <sub>EABOUT</sub>		0.0		0.0		0.0	ns
t <sub>EABCH</sub>	1.5		2.0		2.5		ns
t <sub>EABCL</sub>	1.5		2.0		2.5		ns

Device Pin-Outs	See the Altera web site (http://www.altera.com) or the Altera Digital Library for pin-out information.
Revision History	The information contained in the <i>FLEX 10KE Embedded Programmable Logic Data Sheet</i> version 2.5 supersedes information published in previous versions.
	Version 2.5
	The following changes were made to the <i>FLEX 10KE Embedded Programmable Logic Data Sheet</i> version 2.5:
	<ul> <li><i>Note (1)</i> added to Figure 23.</li> <li>Text added to "I/O Element" section on page 34.</li> <li>Updated Table 22.</li> </ul>
	Version 2.4
	The following changes were made to the FLEX 10KE Embedded

Programmable Logic Data Sheet version 2.4: updated text on page 34 and page 63.