

Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	216
Number of Logic Elements/Cells	1728
Total RAM Bits	24576
Number of I/O	102
Number of Gates	119000
Voltage - Supply	2.375V ~ 2.625V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 70°C (TA)
Package / Case	144-LQFP
Supplier Device Package	144-TQFP (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/intel/epf10k30etc144-1n

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

- Software design support and automatic place-and-route provided by Altera's development systems for Windows-based PCs and Sun SPARCstation, and HP 9000 Series 700/800
- Flexible package options
 - Available in a variety of packages with 144 to 672 pins, including the innovative FineLine BGATM packages (see Tables 3 and 4)
 - SameFrame[™] pin-out compatibility between FLEX 10KA and FLEX 10KE devices across a range of device densities and pin counts
- Additional design entry and simulation support provided by EDIF 2 0 0 and 3 0 0 netlist files, library of parameterized modules (LPM), DesignWare components, Verilog HDL, VHDL, and other interfaces to popular EDA tools from manufacturers such as Cadence, Exemplar Logic, Mentor Graphics, OrCAD, Synopsys, Synplicity, VeriBest, and Viewlogic

Table 3. FLEX	X 10KE Pad	ckage Optio	ons & I/O Pi	n Count	Notes (1),	Notes (1), (2)					
Device	144-Pin TQFP	208-Pin PQFP	240-Pin PQFP RQFP	256-Pin FineLine BGA	356-Pin BGA	484-Pin FineLine BGA	599-Pin PGA	600-Pin BGA	672-Pin FineLine BGA		
EPF10K30E	102	147		176		220			220 (3)		
EPF10K50E	102	147	189	191		254			254 (3)		
EPF10K50S	102	147	189	191	220	254			254 (3)		
EPF10K100E		147	189	191	274	338			338 (3)		
EPF10K130E			186		274	369		424	413		
EPF10K200E							470	470	470		
EPF10K200S			182		274	369	470	470	470		

Notes:

- (1) FLEX 10KE device package types include thin quad flat pack (TQFP), plastic quad flat pack (PQFP), power quad flat pack (RQFP), pin-grid array (PGA), and ball-grid array (BGA) packages.
- (2) Devices in the same package are pin-compatible, although some devices have more I/O pins than others. When planning device migration, use the I/O pins that are common to all devices.
- (3) This option is supported with a 484-pin FineLine BGA package. By using SameFrame pin migration, all FineLine BGA packages are pin-compatible. For example, a board can be designed to support 256-pin, 484-pin, and 672-pin FineLine BGA packages. The Altera software automatically avoids conflicting pins when future migration is set.

Table 4. FLEX	(10KE Pa	ckage Sizes							
Device	144- Pin TQFP	208-Pin PQFP	240-Pin PQFP RQFP	256-Pin FineLine BGA	356- Pin BGA	484-Pin FineLine BGA	599-Pin PGA	600- Pin BGA	672-Pin FineLine BGA
Pitch (mm)	0.50	0.50	0.50	1.0	1.27	1.0	-	1.27	1.0
Area (mm²)	484	936	1,197	289	1,225	529	3,904	2,025	729
$\begin{array}{c} \text{Length} \times \text{width} \\ \text{(mm} \times \text{mm)} \end{array}$	22 × 22	30.6 × 30.6	34.6 × 34.6	17×17	35×35	23 × 23	62.5 × 62.5	45×45	27 × 27

General Description

Altera FLEX 10KE devices are enhanced versions of FLEX 10K devices. Based on reconfigurable CMOS SRAM elements, the FLEX architecture incorporates all features necessary to implement common gate array megafunctions. With up to 200,000 typical gates, FLEX 10KE devices provide the density, speed, and features to integrate entire systems, including multiple 32-bit buses, into a single device.


The ability to reconfigure FLEX 10KE devices enables 100% testing prior to shipment and allows the designer to focus on simulation and design verification. FLEX 10KE reconfigurability eliminates inventory management for gate array designs and generation of test vectors for fault coverage.

Table 5 shows FLEX 10KE performance for some common designs. All performance values were obtained with Synopsys DesignWare or LPM functions. Special design techniques are not required to implement the applications; the designer simply infers or instantiates a function in a Verilog HDL, VHDL, Altera Hardware Description Language (AHDL), or schematic design file.

Each LAB provides four control signals with programmable inversion that can be used in all eight LEs. Two of these signals can be used as clocks, the other two can be used for clear/preset control. The LAB clocks can be driven by the dedicated clock input pins, global signals, I/O signals, or internal signals via the LAB local interconnect. The LAB preset and clear control signals can be driven by the global signals, I/O signals, or internal signals via the LAB local interconnect. The global control signals are typically used for global clock, clear, or preset signals because they provide asynchronous control with very low skew across the device. If logic is required on a control signal, it can be generated in one or more LE in any LAB and driven into the local interconnect of the target LAB. In addition, the global control signals can be generated from LE outputs.

Logic Element

The LE, the smallest unit of logic in the FLEX 10KE architecture, has a compact size that provides efficient logic utilization. Each LE contains a four-input LUT, which is a function generator that can quickly compute any function of four variables. In addition, each LE contains a programmable flipflop with a synchronous clock enable, a carry chain, and a cascade chain. Each LE drives both the local and the FastTrack Interconnect routing structure (see Figure 8).



Altera Corporation 17

Cascade-Out

Carry-Out

Column Channels To Other Columns Row Channels At each intersection, six row channels can drive column channels. Each LE can drive two row channels. From Adjacent LAB To Adjacent LAB LE 1 Each LE can switch interconnect access LE 2 with an LE in the adjacent LAB. LE 8

Figure 13. FLEX 10KE LAB Connections to Row & Column Interconnect

To Other Rows


To LAB Local Interconnect

SameFrame Pin-Outs

FLEX 10KE devices support the SameFrame pin-out feature for FineLine BGA packages. The SameFrame pin-out feature is the arrangement of balls on FineLine BGA packages such that the lower-ballcount packages form a subset of the higher-ball-count packages. SameFrame pin-outs provide the flexibility to migrate not only from device to device within the same package, but also from one package to another. A given printed circuit board (PCB) layout can support multiple device density/package combinations. For example, a single board layout can support a range of devices from an EPF10K30E device in a 256-pin FineLine BGA package to an EPF10K200S device in a 672-pin FineLine BGA package.

The Altera software provides support to design PCBs with SameFrame pin-out devices. Devices can be defined for present and future use. The Altera software generates pin-outs describing how to lay out a board to take advantage of this migration (see Figure 18).

Figure 18. SameFrame Pin-Out Example



Logic Requirements)

Logic Requirements)

Symbol	Parameter	Condition	Min	Тур	Max	Unit
t_R	Input rise time				5	ns
t _F	Input fall time				5	ns
t _{INDUTY}	Input duty cycle		40		60	%
f _{CLK1}	Input clock frequency (ClockBoost clock multiplication factor equals 1)		25		75	MHz
f _{CLK2}	Input clock frequency (ClockBoost clock multiplication factor equals 2)		16		37.5	MHz
f _{CLKDEV}	Input deviation from user specification in the MAX+PLUS II software (1)				25,000 (2)	PPM
t _{INCLKSTB}	Input clock stability (measured between adjacent clocks)				100	ps
t _{LOCK}	Time required for ClockLock or ClockBoost to acquire lock (3)				10	μs
t _{JITTER}	Jitter on ClockLock or ClockBoost-	$t_{INCLKSTB} < 100$			250	ps
	generated clock (4)	$t_{INCLKSTB} < 50$			200 (4)	ps
t _{OUTDUTY}	Duty cycle for ClockLock or ClockBoost-generated clock		40	50	60	%

Notes to tables:

- (1) To implement the ClockLock and ClockBoost circuitry with the MAX+PLUS II software, designers must specify the input frequency. The Altera software tunes the PLL in the ClockLock and ClockBoost circuitry to this frequency. The f_{CLKDEV} parameter specifies how much the incoming clock can differ from the specified frequency during device operation. Simulation does not reflect this parameter.
- (2) Twenty-five thousand parts per million (PPM) equates to 2.5% of input clock period.
- (3) During device configuration, the ClockLock and ClockBoost circuitry is configured before the rest of the device. If the incoming clock is supplied during configuration, the ClockLock and ClockBoost circuitry locks during configuration because the t_{LOCK} value is less than the time required for configuration.
- (4) The t_{IITTER} specification is measured under long-term observation. The maximum value for t_{IITTER} is 200 ps if $t_{INCLKSTB}$ is lower than 50 ps.

I/O Configuration

This section discusses the peripheral component interconnect (PCI) pull-up clamping diode option, slew-rate control, open-drain output option, and MultiVolt I/O interface for FLEX 10KE devices. The PCI pull-up clamping diode, slew-rate control, and open-drain output options are controlled pin-by-pin via Altera software logic options. The MultiVolt I/O interface is controlled by connecting $V_{\rm CCIO}$ to a different voltage than $V_{\rm CCINT}.$ Its effect can be simulated in the Altera software via the **Global Project Device Options** dialog box (Assign menu).

Table 2	3. FLEX 10KE Device Capacit	ance Note (14)			
Symbol	Parameter	Conditions	Min	Max	Unit
C _{IN}	Input capacitance	V _{IN} = 0 V, f = 1.0 MHz		10	pF
C _{INCLK}	Input capacitance on dedicated clock pin	V _{IN} = 0 V, f = 1.0 MHz		12	pF
C _{OUT}	Output capacitance	V _{OUT} = 0 V, f = 1.0 MHz		10	pF

Notes to tables:

- (1) See the Operating Requirements for Altera Devices Data Sheet.
- (2) Minimum DC input voltage is -0.5 V. During transitions, the inputs may undershoot to -2.0 V for input currents less than 100 mA and periods shorter than 20 ns.
- (3) Numbers in parentheses are for industrial-temperature-range devices.
- (4) Maximum V_{CC} rise time is 100 ms, and V_{CC} must rise monotonically.
- (5) All pins, including dedicated inputs, clock, I/O, and JTAG pins, may be driven before V_{CCINT} and V_{CCIO} are powered.
- (6) Typical values are for $T_A = 25^{\circ}$ C, $V_{CCINT} = 2.5$ V, and $V_{CCIO} = 2.5$ V or 3.3 V.
- (7) These values are specified under the FLEX 10KE Recommended Operating Conditions shown in Tables 20 and 21.
- (8) The FLEX 10KE input buffers are compatible with 2.5-V, 3.3-V (LVTTL and LVCMOS), and 5.0-V TTL and CMOS signals. Additionally, the input buffers are 3.3-V PCI compliant when V_{CCIO} and V_{CCINT} meet the relationship shown in Figure 22.
- (9) The I_{OH} parameter refers to high-level TTL, PCI, or CMOS output current.
- (10) The I_{OL} parameter refers to low-level TTL, PCI, or CMOS output current. This parameter applies to open-drain pins as well as output pins.
- (11) This value is specified for normal device operation. The value may vary during power-up.
- (12) This parameter applies to -1 speed-grade commercial-temperature devices and -2 speed-grade-industrial temperature devices.
- (13) Pin pull-up resistance values will be lower if the pin is driven higher than V_{CCIO} by an external source.
- (14) Capacitance is sample-tested only.

Figure 22 shows the required relationship between $V_{\rm CCIO}$ and $V_{\rm CCINT}$ for 3.3-V PCI compliance.




Figure 22. Relationship between V_{CCIO} & V_{CCINT} for 3.3-V PCI Compliance

Figure 23 shows the typical output drive characteristics of FLEX 10KE devices with 3.3-V and 2.5-V $V_{\rm CCIO}$. The output driver is compliant to the 3.3-V *PCI Local Bus Specification*, *Revision 2.2* (when VCCIO pins are connected to 3.3 V). FLEX 10KE devices with a -1 speed grade also comply with the drive strength requirements of the *PCI Local Bus Specification*, *Revision 2.2* (when VCCINT pins are powered with a minimum supply of 2.375 V, and VCCIO pins are connected to 3.3 V). Therefore, these devices can be used in open 5.0-V PCI systems.




Figure 28. Synchronous Bidirectional Pin External Timing Model

Tables 24 through 28 describe the FLEX 10KE device internal timing parameters. Tables 29 through 30 describe the FLEX 10KE external timing parameters and their symbols.

Symbol	Parameter	Condition		
t_{LUT}	LUT delay for data-in			
t _{CLUT}	LUT delay for carry-in			
t _{RLUT}	LUT delay for LE register feedback			
t _{PACKED}	Data-in to packed register delay			
t _{EN}	LE register enable delay			
t _{CICO}	Carry-in to carry-out delay			
t _{CGEN}	Data-in to carry-out delay			
t _{CGENR}	LE register feedback to carry-out delay			
t _{CASC}	Cascade-in to cascade-out delay			
t_C	LE register control signal delay			
t_{CO}	LE register clock-to-output delay			
t _{COMB}	Combinatorial delay			
t _{SU}	LE register setup time for data and enable signals before clock; LE register recovery time after asynchronous clear, preset, or load			
t_H	LE register hold time for data and enable signals after clock			
t _{PRE}	LE register preset delay			

Table 26. EA	B Timing Microparameters Note (1)	
Symbol	Parameter	Conditions
t _{EABDATA1}	Data or address delay to EAB for combinatorial input	
t _{EABDATA2}	Data or address delay to EAB for registered input	
t _{EABWE1}	Write enable delay to EAB for combinatorial input	
t _{EABWE2}	Write enable delay to EAB for registered input	
t _{EABRE1}	Read enable delay to EAB for combinatorial input	
t _{EABRE2}	Read enable delay to EAB for registered input	
t _{EABCLK}	EAB register clock delay	
t _{EABCO}	EAB register clock-to-output delay	
t _{EABBYPASS}	Bypass register delay	
t _{EABSU}	EAB register setup time before clock	
t _{EABH}	EAB register hold time after clock	
t _{EABCLR}	EAB register asynchronous clear time to output delay	
t_{AA}	Address access delay (including the read enable to output delay)	
t_{WP}	Write pulse width	
t_{RP}	Read pulse width	
t _{WDSU}	Data setup time before falling edge of write pulse	(5)
t_{WDH}	Data hold time after falling edge of write pulse	(5)
t _{WASU}	Address setup time before rising edge of write pulse	(5)
t_{WAH}	Address hold time after falling edge of write pulse	(5)
t _{RASU}	Address setup time with respect to the falling edge of the read enable	
t _{RAH}	Address hold time with respect to the falling edge of the read enable	
t_{WO}	Write enable to data output valid delay	
t_{DD}	Data-in to data-out valid delay	
t _{EABOUT}	Data-out delay	
t _{EABCH}	Clock high time	
t _{EABCL}	Clock low time	

Symbol	-1 Spee	-1 Speed Grade		-2 Speed Grade		d Grade	Unit
	Min	Max	Min	Max	Min	Max	
t _{CGENR}		0.1		0.1		0.2	ns
t _{CASC}		0.6		0.9		1.2	ns
t _C		0.8		1.0		1.4	ns
t _{CO}		0.6		0.8		1.1	ns
t _{COMB}		0.4		0.5		0.7	ns
t _{SU}	0.4		0.6		0.7		ns
t _H	0.5		0.7		0.9		ns
t _{PRE}		0.8		1.0		1.4	ns
t _{CLR}		0.8		1.0		1.4	ns
t _{CH}	1.5		2.0		2.5		ns
t_{CL}	1.5		2.0		2.5		ns

Symbol	-1 Spec	ed Grade	-2 Speed Grade		-3 Speed Grade		Unit
	Min	Max	Min	Max	Min	Max	
t_{IOD}		1.7		2.0		2.6	ns
t_{IOC}		0.0		0.0		0.0	ns
t_{IOCO}		1.4		1.6		2.1	ns
t_{IOCOMB}		0.5		0.7		0.9	ns
t _{IOSU}	0.8		1.0		1.3		ns
t_{IOH}	0.7		0.9		1.2		ns
t _{IOCLR}		0.5		0.7		0.9	ns
t_{OD1}		3.0		4.2		5.6	ns
t_{OD2}		3.0		4.2		5.6	ns
t_{OD3}		4.0		5.5		7.3	ns
t_{XZ}		3.5		4.6		6.1	ns
t _{ZX1}		3.5		4.6		6.1	ns
t_{ZX2}		3.5	-	4.6	-	6.1	ns
t_{ZX3}		4.5	-	5.9	-	7.8	ns
t _{INREG}		2.0		2.6		3.5	ns
t _{IOFD}		0.5		0.8		1.2	ns
t _{INCOMB}		0.5		0.8		1.2	ns

Symbol	-1 Spee	ed Grade	-2 Speed Grade		-3 Speed Grade		Unit
	Min	Max	Min	Max	Min	Max	
t _{EABDATA1}		1.5		2.0		2.6	ns
t _{EABDATA1}		0.0		0.0		0.0	ns
t _{EABWE1}		1.5		2.0		2.6	ns
t _{EABWE2}		0.3		0.4		0.5	ns
t _{EABRE1}		0.3		0.4		0.5	ns
t _{EABRE2}		0.0		0.0		0.0	ns
t _{EABCLK}		0.0		0.0		0.0	ns
t _{EABCO}		0.3		0.4		0.5	ns
t _{EABBYPASS}		0.1		0.1		0.2	ns
t _{EABSU}	0.8		1.0		1.4		ns
t _{EABH}	0.1		0.1		0.2		ns
t _{EABCLR}	0.3		0.4		0.5		ns
t_{AA}		4.0		5.1		6.6	ns
t_{WP}	2.7		3.5		4.7		ns
t_{RP}	1.0		1.3		1.7		ns
t _{WDSU}	1.0		1.3		1.7		ns
t _{WDH}	0.2		0.2		0.3		ns
t _{WASU}	1.6		2.1		2.8		ns
t _{WAH}	1.6		2.1		2.8		ns
t _{RASU}	3.0		3.9		5.2		ns
t _{RAH}	0.1		0.1		0.2		ns
t _{WO}		1.5		2.0		2.6	ns
t _{DD}		1.5		2.0		2.6	ns
t _{EABOUT}		0.2		0.3		0.3	ns
t _{EABCH}	1.5		2.0		2.5		ns
t _{EABCL}	2.7		3.5		4.7		ns

Table 48. EPF10	K100E Device	EAB Intern	al Timing M	acroparame	ters (Part 1	of 2) No	ote (1)
Symbol	-1 Spee	-1 Speed Grade		-2 Speed Grade		d Grade	Unit
	Min	Max	Min	Max	Min	Max	
t _{EABAA}		5.9		7.6		9.9	ns
t _{EABRCOMB}	5.9		7.6		9.9		ns
t _{EABRCREG}	5.1		6.5		8.5		ns
t _{EABWP}	2.7		3.5		4.7		ns

Symbol	-1 Speed Grade		-2 Spee	-2 Speed Grade		ed Grade	Unit
	Min	Max	Min	Max	Min	Max	
t _{EABWCOMB}	5.9		7.7		10.3		ns
t _{EABWCREG}	5.4		7.0		9.4		ns
t _{EABDD}		3.4		4.5		5.9	ns
t _{EABDATACO}		0.5		0.7		0.8	ns
t _{EABDATASU}	0.8		1.0		1.4		ns
t _{EABDATAH}	0.1		0.1		0.2		ns
t _{EABWESU}	1.1		1.4		1.9		ns
t _{EABWEH}	0.0		0.0		0.0		ns
t _{EABWDSU}	1.0		1.3		1.7		ns
t _{EABWDH}	0.2		0.2		0.3		ns
t _{EABWASU}	4.1		5.2		6.8		ns
t _{EABWAH}	0.0		0.0		0.0		ns
t _{EABWO}		3.4		4.5		5.9	ns

Symbol	-1 Spee	d Grade	-2 Speed Grade		-3 Speed Grade		Unit
	Min	Max	Min	Max	Min	Max	
t _{DIN2IOE}		3.1		3.6		4.4	ns
t _{DIN2LE}		0.3		0.4		0.5	ns
t _{DIN2DATA}		1.6		1.8		2.0	ns
t _{DCLK2IOE}		0.8		1.1		1.4	ns
t _{DCLK2LE}		0.3		0.4		0.5	ns
t _{SAMELAB}		0.1		0.1		0.2	ns
t _{SAMEROW}		1.5		2.5		3.4	ns
t _{SAME} COLUMN		0.4		1.0		1.6	ns
t _{DIFFROW}		1.9		3.5		5.0	ns
t _{TWOROWS}		3.4		6.0		8.4	ns
t _{LEPERIPH}		4.3		5.4		6.5	ns
t _{LABCARRY}		0.5		0.7		0.9	ns
t _{LABCASC}		0.8		1.0		1.4	ns

Tables 52 through 58 show EPF10K130E device internal and external timing parameters.

Table 52. EPF10I	1	· · · · · · · · · · · · · · · · · ·			ote (1)		
Symbol	-1 Speed Grade		-2 Spee	-2 Speed Grade		ed Grade	Unit
	Min	Max	Min	Max	Min	Max	
t_{LUT}		0.6		0.9		1.3	ns
t _{CLUT}		0.6		0.8		1.0	ns
t _{RLUT}		0.7		0.9		0.2	ns
t _{PACKED}		0.3		0.5		0.6	ns
t _{EN}		0.2		0.3		0.4	ns
t _{CICO}		0.1		0.1		0.2	ns
t _{CGEN}		0.4		0.6		0.8	ns
t _{CGENR}		0.1		0.1		0.2	ns
t _{CASC}		0.6		0.9		1.2	ns
$t_{\mathbb{C}}$		0.3		0.5		0.6	ns
t_{CO}		0.5		0.7		0.8	ns
t _{COMB}		0.3		0.5		0.6	ns
t _{SU}	0.5		0.7		0.8		ns
t_H	0.6		0.7		1.0		ns
t _{PRE}		0.9		1.2		1.6	ns
t _{CLR}		0.9		1.2		1.6	ns
t _{CH}	1.5		1.5		2.5		ns
t_{CL}	1.5		1.5		2.5		ns

Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit
	Min	Max	Min	Max	Min	Max	
t_{IOD}		1.3		1.5		2.0	ns
t _{IOC}		0.0		0.0		0.0	ns
t _{ioco}		0.6		0.8		1.0	ns
t _I OCOMB		0.6		0.8		1.0	ns
iosu	1.0		1.2		1.6		ns
t _{IOH}	0.9		0.9		1.4		ns
t _{IOCLR}		0.6		0.8		1.0	ns
OD1		2.8		4.1		5.5	ns
t_{OD2}		2.8		4.1		5.5	ns

Table 62. EPF10	Table 62. EPF10K200E Device EAB Internal Timing Macroparameters (Part 2 of 2) Note (1)									
Symbol	-1 Spee	ed Grade	-2 Spee	-2 Speed Grade		ed Grade	Unit			
	Min	Max	Min	Max	Min	Max				
t _{EABWCOMB}	6.7		8.1		10.7		ns			
t _{EABWCREG}	6.6		8.0		10.6		ns			
t _{EABDD}		4.0		5.1		6.7	ns			
t _{EABDATACO}		0.8		1.0		1.3	ns			
t _{EABDATASU}	1.3		1.6		2.1		ns			
t _{EABDATAH}	0.0		0.0		0.0		ns			
t _{EABWESU}	0.9		1.1		1.5		ns			
t _{EABWEH}	0.4		0.5		0.6		ns			
t _{EABWDSU}	1.5		1.8		2.4		ns			
t _{EABWDH}	0.0		0.0		0.0		ns			
t _{EABWASU}	3.0		3.6		4.7		ns			
t _{EABWAH}	0.4		0.5		0.7		ns			
t _{EABWO}		3.4		4.4		5.8	ns			

Table 63. EPF10K200E Device Interconnect Timing Microparameters Note (1)									
Symbol	-1 Speed Grade		-2 Spee	d Grade	-3 Speed Grade		Unit		
	Min	Max	Min	Max	Min	Max			
t _{DIN2IOE}		4.2		4.6		5.7	ns		
t _{DIN2LE}		1.7		1.7		2.0	ns		
t _{DIN2DATA}		1.9		2.1		3.0	ns		
t _{DCLK2IOE}		2.5		2.9		4.0	ns		
t _{DCLK2LE}		1.7		1.7		2.0	ns		
t _{SAMELAB}		0.1		0.1		0.2	ns		
t _{SAMEROW}		2.3		2.6		3.6	ns		
t _{SAMECOLUMN}		2.5		2.7		4.1	ns		
t _{DIFFROW}		4.8		5.3		7.7	ns		
t _{TWOROWS}		7.1		7.9		11.3	ns		
t _{LEPERIPH}		7.0		7.6		9.0	ns		
t _{LABCARRY}		0.1		0.1		0.2	ns		
t _{LABCASC}		0.9		1.0		1.4	ns		

Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit
	Min	Max	Min	Max	Min	Max	
t _{EABDATA1}		1.7		2.4		3.2	ns
t _{EABDATA2}		0.4		0.6		0.8	ns
t _{EABWE1}		1.0		1.4		1.9	ns
t _{EABWE2}		0.0		0.0		0.0	ns
t _{EABRE1}		0.0		0.0		0.0	
t _{EABRE2}		0.4		0.6		0.8	
t _{EABCLK}		0.0		0.0		0.0	ns
t _{EABCO}		0.8		1.1		1.5	ns
t _{EABBYPASS}		0.0		0.0		0.0	ns
t _{EABSU}	0.7		1.0		1.3		ns
t _{EABH}	0.4		0.6		0.8		ns
t _{EABCLR}	0.8		1.1		1.5		
t_{AA}		2.0		2.8		3.8	ns
t_{WP}	2.0		2.8		3.8		ns
t_{RP}	1.0		1.4		1.9		
t _{WDSU}	0.5		0.7		0.9		ns
t_{WDH}	0.1		0.1		0.2		ns
t _{WASU}	1.0		1.4		1.9		ns
t _{WAH}	1.5		2.1		2.9		ns
t _{RASU}	1.5		2.1		2.8		
t _{RAH}	0.1		0.1		0.2		
t_{WO}		2.1		2.9		4.0	ns
t_{DD}		2.1		2.9		4.0	ns
t _{EABOUT}		0.0		0.0		0.0	ns
t _{EABCH}	1.5		2.0		2.5		ns
t _{EABCL}	1.5		2.0		2.5		ns

Table 73. EPF10K200S Device Internal & External Timing Parameters Note (1)								
Symbol	-1 Spec	ed Grade	-2 Spee	ed Grade	-3 Speed Grade		Unit	
	Min	Max	Min	Max	Min	Max		
t_{LUT}		0.7		0.8		1.2	ns	
t _{CLUT}		0.4		0.5		0.6	ns	
t_{RLUT}		0.5		0.7		0.9	ns	
t _{PACKED}		0.4		0.5		0.7	ns	
t_{EN}		0.6		0.5		0.6	ns	
t_{CICO}		0.1		0.2		0.3	ns	
t _{CGEN}		0.3		0.4		0.6	ns	
t _{CGENR}		0.1		0.2		0.3	ns	
t_{CASC}		0.7		0.8		1.2	ns	
$t_{\mathbb{C}}$		0.5		0.6		0.8	ns	
$t_{\rm CO}$		0.5		0.6		0.8	ns	
t _{COMB}		0.3		0.6		0.8	ns	
t_{SU}	0.4		0.6		0.7		ns	
t _H	1.0		1.1		1.5		ns	
t _{PRE}		0.4		0.6		0.8	ns	
t_{CLR}		0.5		0.6		0.8	ns	
t _{CH}	2.0		2.5		3.0		ns	
t_{CL}	2.0		2.5		3.0		ns	

Table 74. EPF10K200S Device IOE Timing Microparameters (Part 1 of 2) Note (1)									
Symbol	-1 Spee	-1 Speed Grade		-2 Speed Grade		ed Grade	Unit		
	Min	Max	Min	Max	Min	Max			
t_{IOD}		1.8		1.9		2.6	ns		
t _{IOC}		0.3		0.3		0.5	ns		
t _{IOCO}		1.7		1.9		2.6	ns		
t _{IOCOMB}		0.5		0.6		0.8	ns		
t _{IOSU}	0.8		0.9		1.2		ns		
t _{IOH}	0.4		0.8		1.1		ns		
t _{IOCLR}		0.2		0.2		0.3	ns		
t _{OD1}		1.3		0.7		0.9	ns		
t _{OD2}		0.8		0.2		0.4	ns		
t _{OD3}		2.9		3.0		3.9	ns		
t_{XZ}		5.0		5.3		7.1	ns		
t _{ZX1}		5.0		5.3		7.1	ns		

Table 77. EPF10K200S Device Interconnect Timing Microparameters (Part 2 of 2) Note (1)								
Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit	
	Min	Max	Min	Max	Min	Max		
t _{LABCASC}		0.5		1.0		1.4	ns	

Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit
	Min	Max	Min	Max	Min	Max	
t _{DRR}		9.0		12.0		16.0	ns
t _{INSU} (2)	3.1		3.7		4.7		ns
t _{INH} (2)	0.0		0.0		0.0		ns
t _{оитсо} (2)	2.0	3.7	2.0	4.4	2.0	6.3	ns
t _{INSU} (3)	2.1		2.7		_		ns
t _{INH} (3)	0.0		0.0				ns
t _{outco(3)}	0.5	2.7	0.5	3.4	-	-	ns
t _{PCISU}	3.0		4.2		-		ns
t _{PCIH}	0.0		0.0		-		ns
t _{PCICO}	2.0	6.0	2.0	8.9	_	-	ns

Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit
	Min	Max	Min	Max	Min	Max	
t _{INSUBIDIR} (2)	2.3		3.4		4.4		ns
t _{INHBIDIR} (2)	0.0		0.0		0.0		ns
t _{INSUBIDIR} (3)	3.3		4.4		_		ns
t _{INHBIDIR} (3)	0.0		0.0		_		ns
toutcobidir (2)	2.0	3.7	2.0	4.4	2.0	6.3	ns
t _{XZBIDIR} (2)		6.9		7.6		9.2	ns
t _{ZXBIDIR} (2)		5.9		6.6		-	ns
t _{OUTCOBIDIR} (3)	0.5	2.7	0.5	3.4	_	-	ns
t _{XZBIDIR} (3)		6.9		7.6		9.2	ns
t _{ZXBIDIR} (3)		5.9		6.6		_	ns

Notes to tables:

- All timing parameters are described in Tables 24 through 30 in this data sheet. This parameter is measured without the use of the ClockLock or ClockBoost circuits. (2)
- (3) This parameter is measured with the use of the ClockLock or ClockBoost circuits.

Power Consumption

The supply power (P) for FLEX 10KE devices can be calculated with the following equation:

$$P = P_{INT} + P_{IO} = (I_{CCSTANDBY} + I_{CCACTIVE}) \times V_{CC} + P_{IO}$$

The $I_{CCACTIVE}$ value depends on the switching frequency and the application logic. This value is calculated based on the amount of current that each LE typically consumes. The P_{IO} value, which depends on the device output load characteristics and switching frequency, can be calculated using the guidelines given in *Application Note 74 (Evaluating Power for Altera Devices)*.

Compared to the rest of the device, the embedded array consumes a negligible amount of power. Therefore, the embedded array can be ignored when calculating supply current.

The I_{CCACTIVE} value can be calculated with the following equation:

$$I_{CCACTIVE} = K \times f_{\boldsymbol{MAX}} \times N \times \boldsymbol{tog_{LC}} \times \frac{\mu A}{MHz \times LE}$$

Where:

f_{MAX} = Maximum operating frequency in MHz N = Total number of LEs used in the device

togLC = Average percent of LEs toggling at each clock

(typically 12.5%)

K = Constant

Table 80 provides the constant (K) values for FLEX 10KE devices.

Table 80. FLEX 10KE K Constant Values						
Device	K Value					
EPF10K30E	4.5					
EPF10K50E	4.8					
EPF10K50S	4.5					
EPF10K100E	4.5					
EPF10K130E	4.6					
EPF10K200E	4.8					
EPF10K200S	4.6					

This calculation provides an I_{CC} estimate based on typical conditions with no output load. The actual I_{CC} should be verified during operation because this measurement is sensitive to the actual pattern in the device and the environmental operating conditions.

Additionally, the Altera software offers several features that help plan for future device migration by preventing the use of conflicting I/O pins.

Table 81. I/O Counts for FLEX 10KA & FLEX 10KE Devices			
FLEX 10KA		FLEX 10KE	
Device	I/O Count	Device	I/O Count
EPF10K30AF256	191	EPF10K30EF256	176
EPF10K30AF484	246	EPF10K30EF484	220
EPF10K50VB356	274	EPF10K50SB356	220
EPF10K50VF484	291	EPF10K50EF484	254
EPF10K50VF484	291	EPF10K50SF484	254
EPF10K100AF484	369	EPF10K100EF484	338

Configuration Schemes

The configuration data for a FLEX 10KE device can be loaded with one of five configuration schemes (see Table 82), chosen on the basis of the target application. An EPC1, EPC2, or EPC16 configuration device, intelligent controller, or the JTAG port can be used to control the configuration of a FLEX 10KE device, allowing automatic configuration on system power-up.

Multiple FLEX 10KE devices can be configured in any of the five configuration schemes by connecting the configuration enable (nCE) and configuration enable output (nCEO) pins on each device. Additional FLEX 10KA, FLEX 10KE, and FLEX 6000 devices can be configured in the same serial chain.

Table 82. Data Sources for FLEX 10KE Configuration			
Configuration Scheme	Data Source		
Configuration device	EPC1, EPC2, or EPC16 configuration device		
Passive serial (PS)	BitBlaster, ByteBlasterMV, or MasterBlaster download cables, or serial data source		
Passive parallel asynchronous (PPA)	Parallel data source		
Passive parallel synchronous (PPS)	Parallel data source		
JTAG	BitBlaster or ByteBlasterMV download cables, or microprocessor with a Jam STAPL file or JBC file		