




Welcome to [E-XFL.COM](#)

### Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

|                                |                                                                                                                                       |
|--------------------------------|---------------------------------------------------------------------------------------------------------------------------------------|
| Product Status                 | Obsolete                                                                                                                              |
| Number of LABs/CLBs            | 360                                                                                                                                   |
| Number of Logic Elements/Cells | 2880                                                                                                                                  |
| Total RAM Bits                 | 40960                                                                                                                                 |
| Number of I/O                  | 191                                                                                                                                   |
| Number of Gates                | 199000                                                                                                                                |
| Voltage - Supply               | 2.3V ~ 2.7V                                                                                                                           |
| Mounting Type                  | Surface Mount                                                                                                                         |
| Operating Temperature          | 0°C ~ 70°C (TA)                                                                                                                       |
| Package / Case                 | 256-BGA                                                                                                                               |
| Supplier Device Package        | 256-FBGA (17x17)                                                                                                                      |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/intel/epf10k50efc256-1">https://www.e-xfl.com/product-detail/intel/epf10k50efc256-1</a> |

**Table 2. FLEX 10KE Device Features**

| Feature               | EPF10K100E (2) | EPF10K130E | EPF10K200E<br>EPF10K200S |
|-----------------------|----------------|------------|--------------------------|
| Typical gates (1)     | 100,000        | 130,000    | 200,000                  |
| Maximum system gates  | 257,000        | 342,000    | 513,000                  |
| Logic elements (LEs)  | 4,992          | 6,656      | 9,984                    |
| EABs                  | 12             | 16         | 24                       |
| Total RAM bits        | 49,152         | 65,536     | 98,304                   |
| Maximum user I/O pins | 338            | 413        | 470                      |

**Note to tables:**

- (1) The embedded IEEE Std. 1149.1 JTAG circuitry adds up to 31,250 gates in addition to the listed typical or maximum system gates.
- (2) New EPF10K100B designs should use EPF10K100E devices.

## ...and More Features

- Fabricated on an advanced process and operate with a 2.5-V internal supply voltage
- In-circuit reconfigurability (ICR) via external configuration devices, intelligent controller, or JTAG port
- ClockLock™ and ClockBoost™ options for reduced clock delay / skew and clock multiplication
- Built-in low-skew clock distribution trees
- 100% functional testing of all devices; test vectors or scan chains are not required
- Pull-up on I/O pins before and during configuration
- Flexible interconnect
  - FastTrack® Interconnect continuous routing structure for fast, predictable interconnect delays
  - Dedicated carry chain that implements arithmetic functions such as fast adders, counters, and comparators (automatically used by software tools and megafunctions)
  - Dedicated cascade chain that implements high-speed, high-fan-in logic functions (automatically used by software tools and megafunctions)
  - Tri-state emulation that implements internal tri-state buses
  - Up to six global clock signals and four global clear signals
- Powerful I/O pins
  - Individual tri-state output enable control for each pin
  - Open-drain option on each I/O pin
  - Programmable output slew-rate control to reduce switching noise
  - Clamp to V<sub>CCIO</sub> user-selectable on a pin-by-pin basis
  - Supports hot-socketing

Similar to the FLEX 10KE architecture, embedded gate arrays are the fastest-growing segment of the gate array market. As with standard gate arrays, embedded gate arrays implement general logic in a conventional “sea-of-gates” architecture. Additionally, embedded gate arrays have dedicated die areas for implementing large, specialized functions. By embedding functions in silicon, embedded gate arrays reduce die area and increase speed when compared to standard gate arrays. While embedded megafunctions typically cannot be customized, FLEX 10KE devices are programmable, providing the designer with full control over embedded megafunctions and general logic, while facilitating iterative design changes during debugging.

Each FLEX 10KE device contains an embedded array and a logic array. The embedded array is used to implement a variety of memory functions or complex logic functions, such as digital signal processing (DSP), wide data-path manipulation, microcontroller applications, and data-transformation functions. The logic array performs the same function as the sea-of-gates in the gate array and is used to implement general logic such as counters, adders, state machines, and multiplexers. The combination of embedded and logic arrays provides the high performance and high density of embedded gate arrays, enabling designers to implement an entire system on a single device.

FLEX 10KE devices are configured at system power-up with data stored in an Altera serial configuration device or provided by a system controller. Altera offers the EPC1, EPC2, and EPC16 configuration devices, which configure FLEX 10KE devices via a serial data stream. Configuration data can also be downloaded from system RAM or via the Altera BitBlaster™, ByteBlasterMV™, or MasterBlaster download cables. After a FLEX 10KE device has been configured, it can be reconfigured in-circuit by resetting the device and loading new data. Because reconfiguration requires less than 85 ms, real-time changes can be made during system operation.

FLEX 10KE devices contain an interface that permits microprocessors to configure FLEX 10KE devices serially or in-parallel, and synchronously or asynchronously. The interface also enables microprocessors to treat a FLEX 10KE device as memory and configure it by writing to a virtual memory location, making it easy to reconfigure the device.



For more information on FLEX device configuration, see the following documents:

- *Configuration Devices for APEX & FLEX Devices Data Sheet*
- *BitBlaster Serial Download Cable Data Sheet*
- *ByteBlasterMV Parallel Port Download Cable Data Sheet*
- *MasterBlaster Download Cable Data Sheet*
- *Application Note 116 (Configuring APEX 20K, FLEX 10K, & FLEX 6000 Devices)*

FLEX 10KE devices are supported by the Altera development systems, which are integrated packages that offer schematic, text (including AHDL), and waveform design entry, compilation and logic synthesis, full simulation and worst-case timing analysis, and device configuration. The Altera software provides EDIF 2.0.0 and 3.0.0, LPM, VHDL, Verilog HDL, and other interfaces for additional design entry and simulation support from other industry-standard PC- and UNIX workstation-based EDA tools.

The Altera software works easily with common gate array EDA tools for synthesis and simulation. For example, the Altera software can generate Verilog HDL files for simulation with tools such as Cadence Verilog-XL. Additionally, the Altera software contains EDA libraries that use device-specific features such as carry chains, which are used for fast counter and arithmetic functions. For instance, the Synopsys Design Compiler library supplied with the Altera development system includes DesignWare functions that are optimized for the FLEX 10KE architecture.

The Altera development system runs on Windows-based PCs and Sun SPARCstation, and HP 9000 Series 700/800.



See the *MAX+PLUS II Programmable Logic Development System & Software Data Sheet* and the *Quartus Programmable Logic Development System & Software Data Sheet* for more information.

### **Clearable Counter Mode**

The clearable counter mode is similar to the up / down counter mode, but supports a synchronous clear instead of the up / down control. The clear function is substituted for the cascade-in signal in the up / down counter mode. Use 2 three-input LUTs: one generates the counter data, and the other generates the fast carry bit. Synchronous loading is provided by a 2-to-1 multiplexer. The output of this multiplexer is ANDed with a synchronous clear signal.

### *Internal Tri-State Emulation*

Internal tri-state emulation provides internal tri-states without the limitations of a physical tri-state bus. In a physical tri-state bus, the tri-state buffers' output enable (OE) signals select which signal drives the bus. However, if multiple OE signals are active, contending signals can be driven onto the bus. Conversely, if no OE signals are active, the bus will float. Internal tri-state emulation resolves contending tri-state buffers to a low value and floating buses to a high value, thereby eliminating these problems. The Altera software automatically implements tri-state bus functionality with a multiplexer.

### *Clear & Preset Logic Control*

Logic for the programmable register's clear and preset functions is controlled by the DATA3, LABCTRL1, and LABCTRL2 inputs to the LE. The clear and preset control structure of the LE asynchronously loads signals into a register. Either LABCTRL1 or LABCTRL2 can control the asynchronous clear. Alternatively, the register can be set up so that LABCTRL1 implements an asynchronous load. The data to be loaded is driven to DATA3; when LABCTRL1 is asserted, DATA3 is loaded into the register.

During compilation, the Altera Compiler automatically selects the best control signal implementation. Because the clear and preset functions are active-low, the Compiler automatically assigns a logic high to an unused clear or preset.

The clear and preset logic is implemented in one of the following six modes chosen during design entry:

- Asynchronous clear
- Asynchronous preset
- Asynchronous clear and preset
- Asynchronous load with clear
- Asynchronous load with preset
- Asynchronous load without clear or preset

**Asynchronous Clear**

The flipflop can be cleared by either LABCTRL1 or LABCTRL2. In this mode, the preset signal is tied to VCC to deactivate it.

**Asynchronous Preset**

An asynchronous preset is implemented as an asynchronous load, or with an asynchronous clear. If DATA3 is tied to VCC, asserting LABCTRL1 asynchronously loads a one into the register. Alternatively, the Altera software can provide preset control by using the clear and inverting the input and output of the register. Inversion control is available for the inputs to both LEs and IOEs. Therefore, if a register is preset by only one of the two LABCTRL signals, the DATA3 input is not needed and can be used for one of the LE operating modes.

**Asynchronous Preset & Clear**

When implementing asynchronous clear and preset, LABCTRL1 controls the preset and LABCTRL2 controls the clear. DATA3 is tied to VCC, so that asserting LABCTRL1 asynchronously loads a one into the register, effectively presetting the register. Asserting LABCTRL2 clears the register.

**Asynchronous Load with Clear**

When implementing an asynchronous load in conjunction with the clear, LABCTRL1 implements the asynchronous load of DATA3 by controlling the register preset and clear. LABCTRL2 implements the clear by controlling the register clear; LABCTRL2 does not have to feed the preset circuits.

**Asynchronous Load with Preset**

When implementing an asynchronous load in conjunction with preset, the Altera software provides preset control by using the clear and inverting the input and output of the register. Asserting LABCTRL2 presets the register, while asserting LABCTRL1 loads the register. The Altera software inverts the signal that drives DATA3 to account for the inversion of the register's output.

**Asynchronous Load without Preset or Clear**

When implementing an asynchronous load without preset or clear, LABCTRL1 implements the asynchronous load of DATA3 by controlling the register preset and clear.


For improved routing, the row interconnect consists of a combination of full-length and half-length channels. The full-length channels connect to all LABs in a row; the half-length channels connect to the LABs in half of the row. The EAB can be driven by the half-length channels in the left half of the row and by the full-length channels. The EAB drives out to the full-length channels. In addition to providing a predictable, row-wide interconnect, this architecture provides increased routing resources. Two neighboring LABs can be connected using a half-row channel, thereby saving the other half of the channel for the other half of the row.

Table 7 summarizes the FastTrack Interconnect routing structure resources available in each FLEX 10KE device.

| <b>Table 7. FLEX 10KE FastTrack Interconnect Resources</b> |             |                         |                |                            |
|------------------------------------------------------------|-------------|-------------------------|----------------|----------------------------|
| <b>Device</b>                                              | <b>Rows</b> | <b>Channels per Row</b> | <b>Columns</b> | <b>Channels per Column</b> |
| EPF10K30E                                                  | 6           | 216                     | 36             | 24                         |
| EPF10K50E<br>EPF10K50S                                     | 10          | 216                     | 36             | 24                         |
| EPF10K100E                                                 | 12          | 312                     | 52             | 24                         |
| EPF10K130E                                                 | 16          | 312                     | 52             | 32                         |
| EPF10K200E<br>EPF10K200S                                   | 24          | 312                     | 52             | 48                         |

In addition to general-purpose I/O pins, FLEX 10KE devices have six dedicated input pins that provide low-skew signal distribution across the device. These six inputs can be used for global clock, clear, preset, and peripheral output enable and clock enable control signals. These signals are available as control signals for all LABs and IOEs in the device. The dedicated inputs can also be used as general-purpose data inputs because they can feed the local interconnect of each LAB in the device.

Figure 14 shows the interconnection of adjacent LABs and EABs, with row, column, and local interconnects, as well as the associated cascade and carry chains. Each LAB is labeled according to its location: a letter represents the row and a number represents the column. For example, LAB B3 is in row B, column 3.

**Figure 14. FLEX 10KE Interconnect Resources**

## I/O Element

An IOE contains a bidirectional I/O buffer and a register that can be used either as an input register for external data that requires a fast setup time, or as an output register for data that requires fast clock-to-output performance. In some cases, using an LE register for an input register will result in a faster setup time than using an IOE register. IOEs can be used as input, output, or bidirectional pins. For bidirectional registered I/O implementation, the output register should be in the IOE, and the data input and output enable registers should be LE registers placed adjacent to the bidirectional pin. The Altera Compiler uses the programmable inversion option to invert signals from the row and column interconnect automatically where appropriate. [Figure 15](#) shows the bidirectional I/O registers.



On all FLEX 10KE devices (except EPF10K50E and EPF10K200E devices), the input path from the I/O pad to the FastTrack Interconnect has a programmable delay element that can be used to guarantee a zero hold time. EPF10K50S and EPF10K200S devices also support this feature. Depending on the placement of the IOE relative to what it is driving, the designer may choose to turn on the programmable delay to ensure a zero hold time or turn it off to minimize setup time. This feature is used to reduce setup time for complex pin-to-register paths (e.g., PCI designs).

Each IOE selects the clock, clear, clock enable, and output enable controls from a network of I/O control signals called the peripheral control bus. The peripheral control bus uses high-speed drivers to minimize signal skew across the device and provides up to 12 peripheral control signals that can be allocated as follows:

- Up to eight output enable signals
- Up to six clock enable signals
- Up to two clock signals
- Up to two clear signals

If more than six clock enable or eight output enable signals are required, each IOE on the device can be controlled by clock enable and output enable signals driven by specific LEs. In addition to the two clock signals available on the peripheral control bus, each IOE can use one of two dedicated clock pins. Each peripheral control signal can be driven by any of the dedicated input pins or the first LE of each LAB in a particular row. In addition, a LE in a different row can drive a column interconnect, which causes a row interconnect to drive the peripheral control signal. The chip-wide reset signal resets all IOE registers, overriding any other control signals.

When a dedicated clock pin drives IOE registers, it can be inverted for all IOEs in the device. All IOEs must use the same sense of the clock. For example, if any IOE uses the inverted clock, all IOEs must use the inverted clock and no IOE can use the non-inverted clock. However, LEs can still use the true or complement of the clock on a LAB-by-LAB basis.

The incoming signal may be inverted at the dedicated clock pin and will drive all IOEs. For the true and complement of a clock to be used to drive IOEs, drive it into both global clock pins. One global clock pin will supply the true, and the other will supply the complement.

When the true and complement of a dedicated input drives IOE clocks, two signals on the peripheral control bus are consumed, one for each sense of the clock.

Tables 12 and 13 summarize the ClockLock and ClockBoost parameters for -1 and -2 speed-grade devices, respectively.

**Table 12. ClockLock & ClockBoost Parameters for -1 Speed-Grade Devices**

| Symbol         | Parameter                                                               | Condition            | Min | Typ | Max        | Unit |
|----------------|-------------------------------------------------------------------------|----------------------|-----|-----|------------|------|
| $t_R$          | Input rise time                                                         |                      |     |     | 5          | ns   |
| $t_F$          | Input fall time                                                         |                      |     |     | 5          | ns   |
| $t_{INDUTY}$   | Input duty cycle                                                        |                      | 40  |     | 60         | %    |
| $f_{CLK1}$     | Input clock frequency (ClockBoost clock multiplication factor equals 1) |                      | 25  |     | 180        | MHz  |
| $f_{CLK2}$     | Input clock frequency (ClockBoost clock multiplication factor equals 2) |                      | 16  |     | 90         | MHz  |
| $f_{CLKDEV}$   | Input deviation from user specification in the MAX+PLUS II software (1) |                      |     |     | 25,000 (2) | PPM  |
| $t_{INCLKSTB}$ | Input clock stability (measured between adjacent clocks)                |                      |     |     | 100        | ps   |
| $t_{LOCK}$     | Time required for ClockLock or ClockBoost to acquire lock (3)           |                      |     |     | 10         | μs   |
| $t_{JITTER}$   | Jitter on ClockLock or ClockBoost-generated clock (4)                   | $t_{INCLKSTB} < 100$ |     |     | 250        | ps   |
|                |                                                                         | $t_{INCLKSTB} < 50$  |     |     | 200 (4)    | ps   |
| $t_{OUTDUTY}$  | Duty cycle for ClockLock or ClockBoost-generated clock                  |                      | 40  | 50  | 60         | %    |

**Table 24. LE Timing Microparameters (Part 2 of 2)** *Note (1)*

| Symbol    | Parameter                              | Condition |
|-----------|----------------------------------------|-----------|
| $t_{CLR}$ | LE register clear delay                |           |
| $t_{CH}$  | Minimum clock high time from clock pin |           |
| $t_{CL}$  | Minimum clock low time from clock pin  |           |

**Table 25. IOE Timing Microparameters** *Note (1)*

| Symbol       | Parameter                                                                                                             | Conditions     |
|--------------|-----------------------------------------------------------------------------------------------------------------------|----------------|
| $t_{IOD}$    | IOE data delay                                                                                                        |                |
| $t_{IOC}$    | IOE register control signal delay                                                                                     |                |
| $t_{IOCO}$   | IOE register clock-to-output delay                                                                                    |                |
| $t_{IOCOMB}$ | IOE combinatorial delay                                                                                               |                |
| $t_{IOSU}$   | IOE register setup time for data and enable signals before clock; IOE register recovery time after asynchronous clear |                |
| $t_{IOH}$    | IOE register hold time for data and enable signals after clock                                                        |                |
| $t_{IOCLR}$  | IOE register clear time                                                                                               |                |
| $t_{OD1}$    | Output buffer and pad delay, slow slew rate = off, $V_{CCIO} = 3.3\text{ V}$                                          | C1 = 35 pF (2) |
| $t_{OD2}$    | Output buffer and pad delay, slow slew rate = off, $V_{CCIO} = 2.5\text{ V}$                                          | C1 = 35 pF (3) |
| $t_{OD3}$    | Output buffer and pad delay, slow slew rate = on                                                                      | C1 = 35 pF (4) |
| $t_{XZ}$     | IOE output buffer disable delay                                                                                       |                |
| $t_{ZX1}$    | IOE output buffer enable delay, slow slew rate = off, $V_{CCIO} = 3.3\text{ V}$                                       | C1 = 35 pF (2) |
| $t_{ZX2}$    | IOE output buffer enable delay, slow slew rate = off, $V_{CCIO} = 2.5\text{ V}$                                       | C1 = 35 pF (3) |
| $t_{ZX3}$    | IOE output buffer enable delay, slow slew rate = on                                                                   | C1 = 35 pF (4) |
| $t_{INREG}$  | IOE input pad and buffer to IOE register delay                                                                        |                |
| $t_{IOFD}$   | IOE register feedback delay                                                                                           |                |
| $t_{INCOMB}$ | IOE input pad and buffer to FastTrack Interconnect delay                                                              |                |

**Table 34. EPF10K30E Device EAB Internal Timing Macroparameters** *Note (1)*

| Symbol           | -1 Speed Grade |     | -2 Speed Grade |     | -3 Speed Grade |     | Unit |
|------------------|----------------|-----|----------------|-----|----------------|-----|------|
|                  | Min            | Max | Min            | Max | Min            | Max |      |
| $t_{EABAA}$      |                | 6.4 |                | 7.6 |                | 8.8 | ns   |
| $t_{EABRCOMB}$   | 6.4            |     | 7.6            |     | 8.8            |     | ns   |
| $t_{EABRCREG}$   | 4.4            |     | 5.1            |     | 6.0            |     | ns   |
| $t_{EABWP}$      | 2.5            |     | 2.9            |     | 3.3            |     | ns   |
| $t_{EABWCOMB}$   | 6.0            |     | 7.0            |     | 8.0            |     | ns   |
| $t_{EABWCREG}$   | 6.8            |     | 7.8            |     | 9.0            |     | ns   |
| $t_{EABDD}$      |                | 5.7 |                | 6.7 |                | 7.7 | ns   |
| $t_{EABDATA CO}$ |                | 0.8 |                | 0.9 |                | 1.1 | ns   |
| $t_{EABDATASU}$  | 1.5            |     | 1.7            |     | 2.0            |     | ns   |
| $t_{EABDATAH}$   | 0.0            |     | 0.0            |     | 0.0            |     | ns   |
| $t_{EABWESU}$    | 1.3            |     | 1.4            |     | 1.7            |     | ns   |
| $t_{EABWEH}$     | 0.0            |     | 0.0            |     | 0.0            |     | ns   |
| $t_{EABWDSU}$    | 1.5            |     | 1.7            |     | 2.0            |     | ns   |
| $t_{EABWDH}$     | 0.0            |     | 0.0            |     | 0.0            |     | ns   |
| $t_{EABWASU}$    | 3.0            |     | 3.6            |     | 4.3            |     | ns   |
| $t_{EABWAH}$     | 0.5            |     | 0.5            |     | 0.4            |     | ns   |
| $t_{EABWO}$      |                | 5.1 |                | 6.0 |                | 6.8 | ns   |

**Table 37. EPF10K30E External Bidirectional Timing Parameters** *Notes (1), (2)*

| Symbol                      | -1 Speed Grade |     | -2 Speed Grade |     | -3 Speed Grade |     | Unit |
|-----------------------------|----------------|-----|----------------|-----|----------------|-----|------|
|                             | Min            | Max | Min            | Max | Min            | Max |      |
| $t_{\text{INSUBIDIR}}$ (3)  | 2.8            |     | 3.9            |     | 5.2            |     | ns   |
| $t_{\text{INHBIDIR}}$ (3)   | 0.0            |     | 0.0            |     | 0.0            |     | ns   |
| $t_{\text{INSUBIDIR}}$ (4)  | 3.8            |     | 4.9            |     | —              |     | ns   |
| $t_{\text{INHBIDIR}}$ (4)   | 0.0            |     | 0.0            |     | —              |     | ns   |
| $t_{\text{OUTCOBIDIR}}$ (3) | 2.0            | 4.9 | 2.0            | 5.9 | 2.0            | 7.6 | ns   |
| $t_{\text{XZBIDIR}}$ (3)    |                | 6.1 |                | 7.5 |                | 9.7 | ns   |
| $t_{\text{ZXBIDIR}}$ (3)    |                | 6.1 |                | 7.5 |                | 9.7 | ns   |
| $t_{\text{OUTCOBIDIR}}$ (4) | 0.5            | 3.9 | 0.5            | 4.9 | —              | —   | ns   |
| $t_{\text{XZBIDIR}}$ (4)    |                | 5.1 |                | 6.5 |                | —   | ns   |
| $t_{\text{ZXBIDIR}}$ (4)    |                | 5.1 |                | 6.5 |                | —   | ns   |

**Notes to tables:**

- (1) All timing parameters are described in Tables 24 through 30 in this data sheet.
- (2) These parameters are specified by characterization.
- (3) This parameter is measured without the use of the ClockLock or ClockBoost circuits.
- (4) This parameter is measured with the use of the ClockLock or ClockBoost circuits.

Tables 38 through 44 show EPF10K50E device internal and external timing parameters.

**Table 38. EPF10K50E Device LE Timing Microparameters (Part 1 of 2)** *Note (1)*

| Symbol              | -1 Speed Grade |     | -2 Speed Grade |     | -3 Speed Grade |     | Unit |
|---------------------|----------------|-----|----------------|-----|----------------|-----|------|
|                     | Min            | Max | Min            | Max | Min            | Max |      |
| $t_{\text{LUT}}$    |                | 0.6 |                | 0.9 |                | 1.3 | ns   |
| $t_{\text{CLUT}}$   |                | 0.5 |                | 0.6 |                | 0.8 | ns   |
| $t_{\text{RLUT}}$   |                | 0.7 |                | 0.8 |                | 1.1 | ns   |
| $t_{\text{PACKED}}$ |                | 0.4 |                | 0.5 |                | 0.6 | ns   |
| $t_{\text{EN}}$     |                | 0.6 |                | 0.7 |                | 0.9 | ns   |
| $t_{\text{CICO}}$   |                | 0.2 |                | 0.2 |                | 0.3 | ns   |
| $t_{\text{CGEN}}$   |                | 0.5 |                | 0.5 |                | 0.8 | ns   |
| $t_{\text{CGENR}}$  |                | 0.2 |                | 0.2 |                | 0.3 | ns   |
| $t_{\text{CASC}}$   |                | 0.8 |                | 1.0 |                | 1.4 | ns   |
| $t_{\text{C}}$      |                | 0.5 |                | 0.6 |                | 0.8 | ns   |
| $t_{\text{CO}}$     |                | 0.7 |                | 0.7 |                | 0.9 | ns   |
| $t_{\text{COMB}}$   |                | 0.5 |                | 0.6 |                | 0.8 | ns   |
| $t_{\text{SU}}$     | 0.7            |     | 0.7            |     | 0.8            |     | ns   |

**Table 38. EPF10K50E Device LE Timing Microparameters (Part 2 of 2)** *Note (1)*

| Symbol    | -1 Speed Grade |     | -2 Speed Grade |     | -3 Speed Grade |     | Unit |
|-----------|----------------|-----|----------------|-----|----------------|-----|------|
|           | Min            | Max | Min            | Max | Min            | Max |      |
| $t_H$     | 0.9            |     | 1.0            |     | 1.4            |     | ns   |
| $t_{PRE}$ |                | 0.5 |                | 0.6 |                | 0.8 | ns   |
| $t_{CLR}$ |                | 0.5 |                | 0.6 |                | 0.8 | ns   |
| $t_{CH}$  | 2.0            |     | 2.5            |     | 3.0            |     | ns   |
| $t_{CL}$  | 2.0            |     | 2.5            |     | 3.0            |     | ns   |

**Table 39. EPF10K50E Device IOE Timing Microparameters** *Note (1)*

| Symbol       | -1 Speed Grade |     | -2 Speed Grade |     | -3 Speed Grade |     | Unit |
|--------------|----------------|-----|----------------|-----|----------------|-----|------|
|              | Min            | Max | Min            | Max | Min            | Max |      |
| $t_{IOD}$    |                | 2.2 |                | 2.4 |                | 3.3 | ns   |
| $t_{IOC}$    |                | 0.3 |                | 0.3 |                | 0.5 | ns   |
| $t_{IOCO}$   |                | 1.0 |                | 1.0 |                | 1.4 | ns   |
| $t_{IOCOMB}$ |                | 0.0 |                | 0.0 |                | 0.2 | ns   |
| $t_{IOSU}$   | 1.0            |     | 1.2            |     | 1.7            |     | ns   |
| $t_{IOH}$    | 0.3            |     | 0.3            |     | 0.5            |     | ns   |
| $t_{IOCLR}$  |                | 0.9 |                | 1.0 |                | 1.4 | ns   |
| $t_{OD1}$    |                | 0.8 |                | 0.9 |                | 1.2 | ns   |
| $t_{OD2}$    |                | 0.3 |                | 0.4 |                | 0.7 | ns   |
| $t_{OD3}$    |                | 3.0 |                | 3.5 |                | 3.5 | ns   |
| $t_{XZ}$     |                | 1.4 |                | 1.7 |                | 2.3 | ns   |
| $t_{ZX1}$    |                | 1.4 |                | 1.7 |                | 2.3 | ns   |
| $t_{ZX2}$    |                | 0.9 |                | 1.2 |                | 1.8 | ns   |
| $t_{ZX3}$    |                | 3.6 |                | 4.3 |                | 4.6 | ns   |
| $t_{INREG}$  |                | 4.9 |                | 5.8 |                | 7.8 | ns   |
| $t_{IOFD}$   |                | 2.8 |                | 3.3 |                | 4.5 | ns   |
| $t_{INCOMB}$ |                | 2.8 |                | 3.3 |                | 4.5 | ns   |

**Table 40. EPF10K50E Device EAB Internal Microparameters** *Note (1)*

| Symbol         | -1 Speed Grade |     | -2 Speed Grade |     | -3 Speed Grade |     | Unit |
|----------------|----------------|-----|----------------|-----|----------------|-----|------|
|                | Min            | Max | Min            | Max | Min            | Max |      |
| $t_{EABDATA1}$ |                | 1.7 |                | 2.0 |                | 2.7 | ns   |
| $t_{EABDATA1}$ |                | 0.6 |                | 0.7 |                | 0.9 | ns   |
| $t_{EABWE1}$   |                | 1.1 |                | 1.3 |                | 1.8 | ns   |
| $t_{EABWE2}$   |                | 0.4 |                | 0.4 |                | 0.6 | ns   |
| $t_{EABRE1}$   |                | 0.8 |                | 0.9 |                | 1.2 | ns   |
| $t_{EABRE2}$   |                | 0.4 |                | 0.4 |                | 0.6 | ns   |
| $t_{EABCLK}$   |                | 0.0 |                | 0.0 |                | 0.0 | ns   |
| $t_{EABCO}$    |                | 0.3 |                | 0.3 |                | 0.5 | ns   |
| $t_{EABYPASS}$ |                | 0.5 |                | 0.6 |                | 0.8 | ns   |
| $t_{EABSU}$    | 0.9            |     | 1.0            |     | 1.4            |     | ns   |
| $t_{EABH}$     | 0.4            |     | 0.4            |     | 0.6            |     | ns   |
| $t_{EABCLR}$   | 0.3            |     | 0.3            |     | 0.5            |     | ns   |
| $t_{AA}$       |                | 3.2 |                | 3.8 |                | 5.1 | ns   |
| $t_{WP}$       | 2.5            |     | 2.9            |     | 3.9            |     | ns   |
| $t_{RP}$       | 0.9            |     | 1.1            |     | 1.5            |     | ns   |
| $t_{WDSU}$     | 0.9            |     | 1.0            |     | 1.4            |     | ns   |
| $t_{WDH}$      | 0.1            |     | 0.1            |     | 0.2            |     | ns   |
| $t_{WASU}$     | 1.7            |     | 2.0            |     | 2.7            |     | ns   |
| $t_{WAH}$      | 1.8            |     | 2.1            |     | 2.9            |     | ns   |
| $t_{RASU}$     | 3.1            |     | 3.7            |     | 5.0            |     | ns   |
| $t_{RAH}$      | 0.2            |     | 0.2            |     | 0.3            |     | ns   |
| $t_{WO}$       |                | 2.5 |                | 2.9 |                | 3.9 | ns   |
| $t_{DD}$       |                | 2.5 |                | 2.9 |                | 3.9 | ns   |
| $t_{EABOUT}$   |                | 0.5 |                | 0.6 |                | 0.8 | ns   |
| $t_{EABCH}$    | 1.5            |     | 2.0            |     | 2.5            |     | ns   |
| $t_{EABCL}$    | 2.5            |     | 2.9            |     | 3.9            |     | ns   |

**Table 50. EPF10K100E External Timing Parameters** *Notes (1), (2)*

| Symbol                   | -1 Speed Grade |     | -2 Speed Grade |      | -3 Speed Grade |      | Unit |
|--------------------------|----------------|-----|----------------|------|----------------|------|------|
|                          | Min            | Max | Min            | Max  | Min            | Max  |      |
| $t_{\text{DDR}}$         |                | 9.0 |                | 12.0 |                | 16.0 | ns   |
| $t_{\text{INSU}}^{(3)}$  | 2.0            |     | 2.5            |      | 3.3            |      | ns   |
| $t_{\text{INH}}^{(3)}$   | 0.0            |     | 0.0            |      | 0.0            |      | ns   |
| $t_{\text{OUTCO}}^{(3)}$ | 2.0            | 5.2 | 2.0            | 6.9  | 2.0            | 9.1  | ns   |
| $t_{\text{INSU}}^{(4)}$  | 2.0            |     | 2.2            |      | —              |      | ns   |
| $t_{\text{INH}}^{(4)}$   | 0.0            |     | 0.0            |      | —              |      | ns   |
| $t_{\text{OUTCO}}^{(4)}$ | 0.5            | 3.0 | 0.5            | 4.6  | —              | —    | ns   |
| $t_{\text{PCISU}}$       | 3.0            |     | 6.2            |      | —              |      | ns   |
| $t_{\text{PCIH}}$        | 0.0            |     | 0.0            |      | —              |      | ns   |
| $t_{\text{PCICO}}$       | 2.0            | 6.0 | 2.0            | 6.9  | —              | —    | ns   |

**Table 51. EPF10K100E External Bidirectional Timing Parameters** *Notes (1), (2)*

| Symbol                        | -1 Speed Grade |     | -2 Speed Grade |     | -3 Speed Grade |      | Unit |
|-------------------------------|----------------|-----|----------------|-----|----------------|------|------|
|                               | Min            | Max | Min            | Max | Min            | Max  |      |
| $t_{\text{INSUBIDIR}}^{(3)}$  | 1.7            |     | 2.5            |     | 3.3            |      | ns   |
| $t_{\text{INHBIDIR}}^{(3)}$   | 0.0            |     | 0.0            |     | 0.0            |      | ns   |
| $t_{\text{INSUBIDIR}}^{(4)}$  | 2.0            |     | 2.8            |     | —              |      | ns   |
| $t_{\text{INHBIDIR}}^{(4)}$   | 0.0            |     | 0.0            |     | —              |      | ns   |
| $t_{\text{OUTCOBIDIR}}^{(3)}$ | 2.0            | 5.2 | 2.0            | 6.9 | 2.0            | 9.1  | ns   |
| $t_{\text{XZBIDIR}}^{(3)}$    |                | 5.6 |                | 7.5 |                | 10.1 | ns   |
| $t_{\text{ZXBIDIR}}^{(3)}$    |                | 5.6 |                | 7.5 |                | 10.1 | ns   |
| $t_{\text{OUTCOBIDIR}}^{(4)}$ | 0.5            | 3.0 | 0.5            | 4.6 | —              | —    | ns   |
| $t_{\text{XZBIDIR}}^{(4)}$    |                | 4.6 |                | 6.5 |                | —    | ns   |
| $t_{\text{ZXBIDIR}}^{(4)}$    |                | 4.6 |                | 6.5 |                | —    | ns   |

**Notes to tables:**

- (1) All timing parameters are described in Tables 24 through 30 in this data sheet.
- (2) These parameters are specified by characterization.
- (3) This parameter is measured without the use of the ClockLock or ClockBoost circuits.
- (4) This parameter is measured with the use of the ClockLock or ClockBoost circuits.



**Table 54. EPF10K130E Device EAB Internal Microparameters** (Part 2 of 2) *Note (1)*

| Symbol       | -1 Speed Grade |     | -2 Speed Grade |     | -3 Speed Grade |     | Unit |
|--------------|----------------|-----|----------------|-----|----------------|-----|------|
|              | Min            | Max | Min            | Max | Min            | Max |      |
| $t_{DD}$     |                | 1.5 |                | 2.0 |                | 2.6 | ns   |
| $t_{EABOUT}$ |                | 0.2 |                | 0.3 |                | 0.3 | ns   |
| $t_{EABCH}$  | 1.5            |     | 2.0            |     | 2.5            |     | ns   |
| $t_{EABCL}$  | 2.7            |     | 3.5            |     | 4.7            |     | ns   |

**Table 55. EPF10K130E Device EAB Internal Timing Macroparameters** *Note (1)*

| Symbol          | -1 Speed Grade |     | -2 Speed Grade |     | -3 Speed Grade |     | Unit |
|-----------------|----------------|-----|----------------|-----|----------------|-----|------|
|                 | Min            | Max | Min            | Max | Min            | Max |      |
| $t_{EABAA}$     |                | 5.9 |                | 7.5 |                | 9.9 | ns   |
| $t_{EABRCOMB}$  | 5.9            |     | 7.5            |     | 9.9            |     | ns   |
| $t_{EABRCREG}$  | 5.1            |     | 6.4            |     | 8.5            |     | ns   |
| $t_{EABWP}$     | 2.7            |     | 3.5            |     | 4.7            |     | ns   |
| $t_{EABWCOMB}$  | 5.9            |     | 7.7            |     | 10.3           |     | ns   |
| $t_{EABWCREG}$  | 5.4            |     | 7.0            |     | 9.4            |     | ns   |
| $t_{EABDD}$     |                | 3.4 |                | 4.5 |                | 5.9 | ns   |
| $t_{EABDATAO}$  |                | 0.5 |                | 0.7 |                | 0.8 | ns   |
| $t_{EABDATASU}$ | 0.8            |     | 1.0            |     | 1.4            |     | ns   |
| $t_{EABDATAH}$  | 0.1            |     | 0.1            |     | 0.2            |     | ns   |
| $t_{EABWESU}$   | 1.1            |     | 1.4            |     | 1.9            |     | ns   |
| $t_{EABWEH}$    | 0.0            |     | 0.0            |     | 0.0            |     | ns   |
| $t_{EABWDSU}$   | 1.0            |     | 1.3            |     | 1.7            |     | ns   |
| $t_{EABWDH}$    | 0.2            |     | 0.2            |     | 0.3            |     | ns   |
| $t_{EABWASU}$   | 4.1            |     | 5.1            |     | 6.8            |     | ns   |
| $t_{EABWAH}$    | 0.0            |     | 0.0            |     | 0.0            |     | ns   |
| $t_{EABWO}$     |                | 3.4 |                | 4.5 |                | 5.9 | ns   |

**Table 64. EPF10K200E External Timing Parameters** Notes (1), (2)

| Symbol             | -1 Speed Grade |      | -2 Speed Grade |      | -3 Speed Grade |      | Unit |
|--------------------|----------------|------|----------------|------|----------------|------|------|
|                    | Min            | Max  | Min            | Max  | Min            | Max  |      |
| $t_{\text{DRR}}$   |                | 10.0 |                | 12.0 |                | 16.0 | ns   |
| $t_{\text{INSU}}$  | 2.8            |      | 3.4            |      | 4.4            |      | ns   |
| $t_{\text{INH}}$   | 0.0            |      | 0.0            |      | 0.0            |      | ns   |
| $t_{\text{OUTCO}}$ | 2.0            | 4.5  | 2.0            | 5.3  | 2.0            | 7.8  | ns   |
| $t_{\text{PCISU}}$ | 3.0            |      | 6.2            |      | -              |      | ns   |
| $t_{\text{PCIH}}$  | 0.0            |      | 0.0            |      | -              |      | ns   |
| $t_{\text{PCICO}}$ | 2.0            | 6.0  | 2.0            | 8.9  | -              | -    | ns   |

**Table 65. EPF10K200E External Bidirectional Timing Parameters** Notes (1), (2)

| Symbol                  | -1 Speed Grade |     | -2 Speed Grade |     | -3 Speed Grade |      | Unit |
|-------------------------|----------------|-----|----------------|-----|----------------|------|------|
|                         | Min            | Max | Min            | Max | Min            | Max  |      |
| $t_{\text{INSUBIDIR}}$  | 3.0            |     | 4.0            |     | 5.5            |      | ns   |
| $t_{\text{INHBIDIR}}$   | 0.0            |     | 0.0            |     | 0.0            |      | ns   |
| $t_{\text{OUTCOBIDIR}}$ | 2.0            | 4.5 | 2.0            | 5.3 | 2.0            | 7.8  | ns   |
| $t_{\text{XZBIDIR}}$    |                | 8.1 |                | 9.5 |                | 13.0 | ns   |
| $t_{\text{ZXBIDIR}}$    |                | 8.1 |                | 9.5 |                | 13.0 | ns   |

**Notes to tables:**

- (1) All timing parameters are described in Tables 24 through 30 in this data sheet.  
 (2) These parameters are specified by characterization.

Tables 66 through 79 show EPF10K50S and EPF10K200S device external timing parameters.

**Table 66. EPF10K50S Device LE Timing Microparameters (Part 1 of 2)** Note (1)

| Symbol              | -1 Speed Grade |     | -2 Speed Grade |     | -3 Speed Grade |     | Unit |
|---------------------|----------------|-----|----------------|-----|----------------|-----|------|
|                     | Min            | Max | Min            | Max | Min            | Max |      |
| $t_{\text{LUT}}$    |                | 0.6 |                | 0.8 |                | 1.1 | ns   |
| $t_{\text{CLUT}}$   |                | 0.5 |                | 0.6 |                | 0.8 | ns   |
| $t_{\text{RLUT}}$   |                | 0.6 |                | 0.7 |                | 0.9 | ns   |
| $t_{\text{PACKED}}$ |                | 0.2 |                | 0.3 |                | 0.4 | ns   |
| $t_{\text{EN}}$     |                | 0.6 |                | 0.7 |                | 0.9 | ns   |
| $t_{\text{CICO}}$   |                | 0.1 |                | 0.1 |                | 0.1 | ns   |
| $t_{\text{CGEN}}$   |                | 0.4 |                | 0.5 |                | 0.6 | ns   |

**Table 66. EPF10K50S Device LE Timing Microparameters (Part 2 of 2)** *Note (1)*

| Symbol      | -1 Speed Grade |     | -2 Speed Grade |     | -3 Speed Grade |     | Unit |
|-------------|----------------|-----|----------------|-----|----------------|-----|------|
|             | Min            | Max | Min            | Max | Min            | Max |      |
| $t_{CGENR}$ |                | 0.1 |                | 0.1 |                | 0.1 | ns   |
| $t_{CASC}$  |                | 0.5 |                | 0.8 |                | 1.0 | ns   |
| $t_C$       |                | 0.5 |                | 0.6 |                | 0.8 | ns   |
| $t_{CO}$    |                | 0.6 |                | 0.6 |                | 0.7 | ns   |
| $t_{COMB}$  |                | 0.3 |                | 0.4 |                | 0.5 | ns   |
| $t_{SU}$    | 0.5            |     | 0.6            |     | 0.7            |     | ns   |
| $t_H$       | 0.5            |     | 0.6            |     | 0.8            |     | ns   |
| $t_{PRE}$   |                | 0.4 |                | 0.5 |                | 0.7 | ns   |
| $t_{CLR}$   |                | 0.8 |                | 1.0 |                | 1.2 | ns   |
| $t_{CH}$    | 2.0            |     | 2.5            |     | 3.0            |     | ns   |
| $t_{CL}$    | 2.0            |     | 2.5            |     | 3.0            |     | ns   |

**Table 67. EPF10K50S Device IOE Timing Microparameters** *Note (1)*

| Symbol       | -1 Speed Grade |     | -2 Speed Grade |     | -3 Speed Grade |     | Unit |
|--------------|----------------|-----|----------------|-----|----------------|-----|------|
|              | Min            | Max | Min            | Max | Min            | Max |      |
| $t_{IOD}$    |                | 1.3 |                | 1.3 |                | 1.9 | ns   |
| $t_{IOC}$    |                | 0.3 |                | 0.4 |                | 0.4 | ns   |
| $t_{IOCO}$   |                | 1.7 |                | 2.1 |                | 2.6 | ns   |
| $t_{IOCOMB}$ |                | 0.5 |                | 0.6 |                | 0.8 | ns   |
| $t_{IOSU}$   | 0.8            |     | 1.0            |     | 1.3            |     | ns   |
| $t_{IOH}$    | 0.4            |     | 0.5            |     | 0.6            |     | ns   |
| $t_{IOCLR}$  |                | 0.2 |                | 0.2 |                | 0.4 | ns   |
| $t_{OD1}$    |                | 1.2 |                | 1.2 |                | 1.9 | ns   |
| $t_{OD2}$    |                | 0.7 |                | 0.8 |                | 1.7 | ns   |
| $t_{OD3}$    |                | 2.7 |                | 3.0 |                | 4.3 | ns   |
| $t_{XZ}$     |                | 4.7 |                | 5.7 |                | 7.5 | ns   |
| $t_{ZX1}$    |                | 4.7 |                | 5.7 |                | 7.5 | ns   |
| $t_{ZX2}$    |                | 4.2 |                | 5.3 |                | 7.3 | ns   |
| $t_{ZX3}$    |                | 6.2 |                | 7.5 |                | 9.9 | ns   |
| $t_{INREG}$  |                | 3.5 |                | 4.2 |                | 5.6 | ns   |
| $t_{IOFD}$   |                | 1.1 |                | 1.3 |                | 1.8 | ns   |
| $t_{INCOMB}$ |                | 1.1 |                | 1.3 |                | 1.8 | ns   |

**Table 73. EPF10K200S Device Internal & External Timing Parameters***Note (1)*

| Symbol       | -1 Speed Grade |     | -2 Speed Grade |     | -3 Speed Grade |     | Unit |
|--------------|----------------|-----|----------------|-----|----------------|-----|------|
|              | Min            | Max | Min            | Max | Min            | Max |      |
| $t_{LUT}$    |                | 0.7 |                | 0.8 |                | 1.2 | ns   |
| $t_{CLUT}$   |                | 0.4 |                | 0.5 |                | 0.6 | ns   |
| $t_{RLUT}$   |                | 0.5 |                | 0.7 |                | 0.9 | ns   |
| $t_{PACKED}$ |                | 0.4 |                | 0.5 |                | 0.7 | ns   |
| $t_{EN}$     |                | 0.6 |                | 0.5 |                | 0.6 | ns   |
| $t_{CICO}$   |                | 0.1 |                | 0.2 |                | 0.3 | ns   |
| $t_{CGEN}$   |                | 0.3 |                | 0.4 |                | 0.6 | ns   |
| $t_{CGENR}$  |                | 0.1 |                | 0.2 |                | 0.3 | ns   |
| $t_{CASC}$   |                | 0.7 |                | 0.8 |                | 1.2 | ns   |
| $t_C$        |                | 0.5 |                | 0.6 |                | 0.8 | ns   |
| $t_{CO}$     |                | 0.5 |                | 0.6 |                | 0.8 | ns   |
| $t_{COMB}$   |                | 0.3 |                | 0.6 |                | 0.8 | ns   |
| $t_{SU}$     | 0.4            |     | 0.6            |     | 0.7            |     | ns   |
| $t_H$        | 1.0            |     | 1.1            |     | 1.5            |     | ns   |
| $t_{PRE}$    |                | 0.4 |                | 0.6 |                | 0.8 | ns   |
| $t_{CLR}$    |                | 0.5 |                | 0.6 |                | 0.8 | ns   |
| $t_{CH}$     | 2.0            |     | 2.5            |     | 3.0            |     | ns   |
| $t_{CL}$     | 2.0            |     | 2.5            |     | 3.0            |     | ns   |

**Table 74. EPF10K200S Device IOE Timing Microparameters (Part 1 of 2)***Note (1)*

| Symbol       | -1 Speed Grade |     | -2 Speed Grade |     | -3 Speed Grade |     | Unit |
|--------------|----------------|-----|----------------|-----|----------------|-----|------|
|              | Min            | Max | Min            | Max | Min            | Max |      |
| $t_{IOD}$    |                | 1.8 |                | 1.9 |                | 2.6 | ns   |
| $t_{IOC}$    |                | 0.3 |                | 0.3 |                | 0.5 | ns   |
| $t_{IOCO}$   |                | 1.7 |                | 1.9 |                | 2.6 | ns   |
| $t_{IOCOMB}$ |                | 0.5 |                | 0.6 |                | 0.8 | ns   |
| $t_{IOSU}$   | 0.8            |     | 0.9            |     | 1.2            |     | ns   |
| $t_{IOH}$    | 0.4            |     | 0.8            |     | 1.1            |     | ns   |
| $t_{IOCLR}$  |                | 0.2 |                | 0.2 |                | 0.3 | ns   |
| $t_{OD1}$    |                | 1.3 |                | 0.7 |                | 0.9 | ns   |
| $t_{OD2}$    |                | 0.8 |                | 0.2 |                | 0.4 | ns   |
| $t_{OD3}$    |                | 2.9 |                | 3.0 |                | 3.9 | ns   |
| $t_{XZ}$     |                | 5.0 |                | 5.3 |                | 7.1 | ns   |
| $t_{ZX1}$    |                | 5.0 |                | 5.3 |                | 7.1 | ns   |

During initialization, which occurs immediately after configuration, the device resets registers, enables I/O pins, and begins to operate as a logic device. The I/O pins are tri-stated during power-up, and before and during configuration. Together, the configuration and initialization processes are called *command mode*; normal device operation is called *user mode*.

SRAM configuration elements allow FLEX 10KE devices to be reconfigured in-circuit by loading new configuration data into the device. Real-time reconfiguration is performed by forcing the device into command mode with a device pin, loading different configuration data, reinitializing the device, and resuming user-mode operation. The entire reconfiguration process requires less than 85 ms and can be used to reconfigure an entire system dynamically. In-field upgrades can be performed by distributing new configuration files.

Before and during configuration, all I/O pins (except dedicated inputs, clock, or configuration pins) are pulled high by a weak pull-up resistor.

## Programming Files

Despite being function- and pin-compatible, FLEX 10KE devices are not programming- or configuration file-compatible with FLEX 10K or FLEX 10KA devices. A design therefore must be recompiled before it is transferred from a FLEX 10K or FLEX 10KA device to an equivalent FLEX 10KE device. This recompilation should be performed both to create a new programming or configuration file and to check design timing in FLEX 10KE devices, which has different timing characteristics than FLEX 10K or FLEX 10KA devices.

FLEX 10KE devices are generally pin-compatible with equivalent FLEX 10KA devices. In some cases, FLEX 10KE devices have fewer I/O pins than the equivalent FLEX 10KA devices. [Table 81](#) shows which FLEX 10KE devices have fewer I/O pins than equivalent FLEX 10KA devices. However, power, ground, JTAG, and configuration pins are the same on FLEX 10KA and FLEX 10KE devices, enabling migration from a FLEX 10KA design to a FLEX 10KE design.