E·XFL

Intel - EPF10K50EFC256-2N Datasheet



Welcome to <u>E-XFL.COM</u>

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

Product Status	Obsolete
Number of LABs/CLBs	360
Number of Logic Elements/Cells	2880
Total RAM Bits	40960
Number of I/O	191
Number of Gates	199000
Voltage - Supply	2.3V ~ 2.7V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 70°C (TA)
Package / Case	256-BGA
Supplier Device Package	256-FBGA (17x17)
Purchase URL	https://www.e-xfl.com/product-detail/intel/epf10k50efc256-2n

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table 4. FLEX 10KE Package Sizes										
Device	144- Pin TQFP	208-Pin PQFP	240-Pin PQFP RQFP	256-Pin FineLine BGA	356- Pin BGA	484-Pin FineLine BGA	599-Pin PGA	600- Pin BGA	672-Pin FineLine BGA	
Pitch (mm)	0.50	0.50	0.50	1.0	1.27	1.0	-	1.27	1.0	
Area (mm ²)	484	936	1,197	289	1,225	529	3,904	2,025	729	
$\begin{array}{l} \text{Length} \times \text{width} \\ \text{(mm} \times \text{mm)} \end{array}$	22 × 22	30.6 × 30.6	34.6×34.6	17 × 17	35×35	23 × 23	62.5 × 62.5	45×45	27 × 27	

General Description

Altera FLEX 10KE devices are enhanced versions of FLEX 10K devices. Based on reconfigurable CMOS SRAM elements, the FLEX architecture incorporates all features necessary to implement common gate array megafunctions. With up to 200,000 typical gates, FLEX 10KE devices provide the density, speed, and features to integrate entire systems, including multiple 32-bit buses, into a single device.

The ability to reconfigure FLEX 10KE devices enables 100% testing prior to shipment and allows the designer to focus on simulation and design verification. FLEX 10KE reconfigurability eliminates inventory management for gate array designs and generation of test vectors for fault coverage.

Table 5 shows FLEX 10KE performance for some common designs. All performance values were obtained with Synopsys DesignWare or LPM functions. Special design techniques are not required to implement the applications; the designer simply infers or instantiates a function in a Verilog HDL, VHDL, Altera Hardware Description Language (AHDL), or schematic design file.

Functional Description

Each FLEX 10KE device contains an enhanced embedded array to implement memory and specialized logic functions, and a logic array to implement general logic.

The embedded array consists of a series of EABs. When implementing memory functions, each EAB provides 4,096 bits, which can be used to create RAM, ROM, dual-port RAM, or first-in first-out (FIFO) functions. When implementing logic, each EAB can contribute 100 to 600 gates towards complex logic functions, such as multipliers, microcontrollers, state machines, and DSP functions. EABs can be used independently, or multiple EABs can be combined to implement larger functions.

The logic array consists of logic array blocks (LABs). Each LAB contains eight LEs and a local interconnect. An LE consists of a four-input look-up table (LUT), a programmable flipflop, and dedicated signal paths for carry and cascade functions. The eight LEs can be used to create medium-sized blocks of logic—such as 8-bit counters, address decoders, or state machines—or combined across LABs to create larger logic blocks. Each LAB represents about 96 usable gates of logic.

Signal interconnections within FLEX 10KE devices (as well as to and from device pins) are provided by the FastTrack Interconnect routing structure, which is a series of fast, continuous row and column channels that run the entire length and width of the device.

Each I/O pin is fed by an I/O element (IOE) located at the end of each row and column of the FastTrack Interconnect routing structure. Each IOE contains a bidirectional I/O buffer and a flipflop that can be used as either an output or input register to feed input, output, or bidirectional signals. When used with a dedicated clock pin, these registers provide exceptional performance. As inputs, they provide setup times as low as 0.9 ns and hold times of 0 ns. As outputs, these registers provide clock-to-output times as low as 3.0 ns. IOEs provide a variety of features, such as JTAG BST support, slew-rate control, tri-state buffers, and open-drain outputs. Figure 1 shows a block diagram of the FLEX 10KE architecture. Each group of LEs is combined into an LAB; groups of LABs are arranged into rows and columns. Each row also contains a single EAB. The LABs and EABs are interconnected by the FastTrack Interconnect routing structure. IOEs are located at the end of each row and column of the FastTrack Interconnect routing structure.



FLEX 10KE devices provide six dedicated inputs that drive the flipflops' control inputs and ensure the efficient distribution of high-speed, low-skew (less than 1.5 ns) control signals. These signals use dedicated routing channels that provide shorter delays and lower skews than the FastTrack Interconnect routing structure. Four of the dedicated inputs drive four global signals. These four global signals can also be driven by internal logic, providing an ideal solution for a clock divider or an internally generated asynchronous clear signal that clears many registers in the device.

The EAB can also be used for bidirectional, dual-port memory applications where two ports read or write simultaneously. To implement this type of dual-port memory, two EABs are used to support two simultaneous read or writes.

Alternatively, one clock and clock enable can be used to control the input registers of the EAB, while a different clock and clock enable control the output registers (see Figure 2).



Notes:

- (1) All registers can be asynchronously cleared by EAB local interconnect signals, global signals, or the chip-wide reset.
- (2) EPF10K30E and EPF10K50E devices have 88 EAB local interconnect channels; EPF10K100E, EPF10K130E, and EPF10K200E devices have 104 EAB local interconnect channels.

When used as RAM, each EAB can be configured in any of the following sizes: 256×16 , 512×8 , $1,024 \times 4$, or $2,048 \times 2$ (see Figure 5).



Larger blocks of RAM are created by combining multiple EABs. For example, two 256×16 RAM blocks can be combined to form a 256×32 block; two 512×8 RAM blocks can be combined to form a 512×16 block (see Figure 6).





If necessary, all EABs in a device can be cascaded to form a single RAM block. EABs can be cascaded to form RAM blocks of up to 2,048 words without impacting timing. The Altera software automatically combines EABs to meet a designer's RAM specifications.

Figure 7. FLEX 10KE LAB



Notes:

- (1) EPF10K30E, EPF10K50E, and EPF10K50S devices have 22 inputs to the LAB local interconnect channel from the row; EPF10K100E, EPF10K130E, EPF10K200E, and EPF10K200S devices have 26.
- (2) EPF10K30E, EPF10K50E, and EPF10K50S devices have 30 LAB local interconnect channels; EPF10K100E, EPF10K130E, EPF10K200E, and EPF10K200S devices have 34.

Figure 9 shows how an *n*-bit full adder can be implemented in n + 1 LEs with the carry chain. One portion of the LUT generates the sum of two bits using the input signals and the carry-in signal; the sum is routed to the output of the LE. The register can be bypassed for simple adders or used for an accumulator function. Another portion of the LUT and the carry chain logic generates the carry-out signal, which is routed directly to the carry-in signal of the next-higher-order bit. The final carry-out signal is routed to an LE, where it can be used as a general-purpose signal.



Figure 9. FLEX 10KE Carry Chain Operation (n-Bit Full Adder)

Clearable Counter Mode

The clearable counter mode is similar to the up/down counter mode, but supports a synchronous clear instead of the up/down control. The clear function is substituted for the cascade-in signal in the up/down counter mode. Use 2 three-input LUTs: one generates the counter data, and the other generates the fast carry bit. Synchronous loading is provided by a 2-to-1 multiplexer. The output of this multiplexer is AND ed with a synchronous clear signal.

Internal Tri-State Emulation

Internal tri-state emulation provides internal tri-states without the limitations of a physical tri-state bus. In a physical tri-state bus, the tri-state buffers' output enable (OE) signals select which signal drives the bus. However, if multiple OE signals are active, contending signals can be driven onto the bus. Conversely, if no OE signals are active, the bus will float. Internal tri-state emulation resolves contending tri-state buffers to a low value and floating buses to a high value, thereby eliminating these problems. The Altera software automatically implements tri-state bus functionality with a multiplexer.

Clear & Preset Logic Control

Logic for the programmable register's clear and preset functions is controlled by the DATA3, LABCTRL1, and LABCTRL2 inputs to the LE. The clear and preset control structure of the LE asynchronously loads signals into a register. Either LABCTRL1 or LABCTRL2 can control the asynchronous clear. Alternatively, the register can be set up so that LABCTRL1 implements an asynchronous load. The data to be loaded is driven to DATA3; when LABCTRL1 is asserted, DATA3 is loaded into the register.

During compilation, the Altera Compiler automatically selects the best control signal implementation. Because the clear and preset functions are active-low, the Compiler automatically assigns a logic high to an unused clear or preset.

The clear and preset logic is implemented in one of the following six modes chosen during design entry:

- Asynchronous clear
- Asynchronous preset
- Asynchronous clear and preset
- Asynchronous load with clear
- Asynchronous load with preset
- Asynchronous load without clear or preset

Table 2	Table 23. FLEX 10KE Device Capacitance Note (14)										
Symbol	Parameter	Conditions	Min	Max	Unit						
CIN	Input capacitance	V _{IN} = 0 V, f = 1.0 MHz		10	pF						
CINCLK	Input capacitance on dedicated clock pin	V _{IN} = 0 V, f = 1.0 MHz		12	pF						
C _{OUT}	Output capacitance	V _{OUT} = 0 V, f = 1.0 MHz		10	pF						

Notes to tables:

- (1) See the Operating Requirements for Altera Devices Data Sheet.
- (2) Minimum DC input voltage is -0.5 V. During transitions, the inputs may undershoot to -2.0 V for input currents less than 100 mA and periods shorter than 20 ns.
- (3) Numbers in parentheses are for industrial-temperature-range devices.
- (4) Maximum V_{CC} rise time is 100 ms, and V_{CC} must rise monotonically.
- (5) All pins, including dedicated inputs, clock, I/O, and JTAG pins, may be driven before V_{CCINT} and V_{CCIO} are powered.
- (6) Typical values are for $T_A = 25^{\circ}$ C, $V_{CCINT} = 2.5$ V, and $V_{CCIO} = 2.5$ V or 3.3 V.
- (7) These values are specified under the FLEX 10KE Recommended Operating Conditions shown in Tables 20 and 21.
 (8) The FLEX 10KE input buffers are compatible with 2.5-V, 3.3-V (LVTTL and LVCMOS), and 5.0-V TTL and CMOS
- signals. Additionally, the input buffers are 3.3-V PCI compliant when V_{CCIO} and V_{CCINT} meet the relationship shown in Figure 22.
- (9) The I_{OH} parameter refers to high-level TTL, PCI, or CMOS output current.
- (10) The I_{OL} parameter refers to low-level TTL, PCI, or CMOS output current. This parameter applies to open-drain pins as well as output pins.
- (11) This value is specified for normal device operation. The value may vary during power-up.
- (12) This parameter applies to -1 speed-grade commercial-temperature devices and -2 speed-grade-industrial temperature devices.
- (13) Pin pull-up resistance values will be lower if the pin is driven higher than V_{CCIO} by an external source.
- (14) Capacitance is sample-tested only.

Timing simulation and delay prediction are available with the Altera Simulator and Timing Analyzer, or with industry-standard EDA tools. The Simulator offers both pre-synthesis functional simulation to evaluate logic design accuracy and post-synthesis timing simulation with 0.1-ns resolution. The Timing Analyzer provides point-to-point timing delay information, setup and hold time analysis, and device-wide performance analysis.

Figure 24 shows the overall timing model, which maps the possible paths to and from the various elements of the FLEX 10KE device.



Figures 25 through 28 show the delays that correspond to various paths and functions within the LE, IOE, EAB, and bidirectional timing models.



Figure 26. FLEX 10KE Device IOE Timing Model

Figure 27. FLEX 10KE Device EAB Timing Model





Figure 28. Synchronous Bidirectional Pin External Timing Model

Tables 24 through 28 describe the FLEX 10KE device internal timing parameters. Tables 29 through 30 describe the FLEX 10KE external timing parameters and their symbols.

Table 24. LE Timing Microparameters (Part 1 of 2) Note (1)								
Symbol	Parameter	Condition						
t _{LUT}	LUT delay for data-in							
t _{CLUT}	LUT delay for carry-in							
t _{RLUT}	LUT delay for LE register feedback							
t _{PACKED}	Data-in to packed register delay							
t _{EN}	LE register enable delay							
t _{CICO}	Carry-in to carry-out delay							
t _{CGEN}	Data-in to carry-out delay							
t _{CGENR}	LE register feedback to carry-out delay							
t _{CASC}	Cascade-in to cascade-out delay							
t _C	LE register control signal delay							
t _{CO}	LE register clock-to-output delay							
t _{COMB}	Combinatorial delay							
t _{SU}	LE register setup time for data and enable signals before clock; LE register							
	recovery time after asynchronous clear, preset, or load							
t _H	LE register hold time for data and enable signals after clock							
t _{PRE}	LE register preset delay							

Table 35. EPF10K30E Device Interconnect Timing Microparameters Note (1)									
Symbol	-1 Spee	d Grade	-2 Spee	d Grade	-3 Spee	ed Grade	Unit		
	Min	Max	Min	Max	Min	Max			
t _{DIN2IOE}		1.8		2.4		2.9	ns		
t _{DIN2LE}		1.5		1.8		2.4	ns		
t _{DIN2DATA}		1.5		1.8		2.2	ns		
t _{DCLK2IOE}		2.2		2.6		3.0	ns		
t _{DCLK2LE}		1.5		1.8		2.4	ns		
t _{SAMELAB}		0.1		0.2		0.3	ns		
t _{SAMEROW}		2.0		2.4		2.7	ns		
t _{SAMECOLUMN}		0.7		1.0		0.8	ns		
t _{DIFFROW}		2.7		3.4		3.5	ns		
t _{TWOROWS}		4.7		5.8		6.2	ns		
t _{LEPERIPH}		2.7		3.4		3.8	ns		
t _{LABCARRY}		0.3		0.4		0.5	ns		
t _{LABCASC}		0.8		0.8		1.1	ns		

Table 36. EPF10K30E External Timing Parameters Notes (1), (2)									
Symbol	-1 Spee	ed Grade	-2 Spee	d Grade	-3 Speed Grade		Unit		
	Min	Max	Min	Max	Min	Max			
t _{DRR}		8.0		9.5		12.5	ns		
t _{INSU} (3)	2.1		2.5		3.9		ns		
t _{INH} (3)	0.0		0.0		0.0		ns		
t _{оитсо} (3)	2.0	4.9	2.0	5.9	2.0	7.6	ns		
t _{INSU} (4)	1.1		1.5		-		ns		
t _{INH} (4)	0.0		0.0		-		ns		
t _{оитсо} (4)	0.5	3.9	0.5	4.9	-	-	ns		
t _{PCISU}	3.0		4.2		-		ns		
t _{PCIH}	0.0		0.0		-		ns		
t _{PCICO}	2.0	6.0	2.0	7.5	-	-	ns		

Table 38. EPF10K50E Device LE Timing Microparameters (Part 2 of 2) Note (1)									
Symbol	-1 Speed Grade		-2 Spee	-2 Speed Grade		d Grade	Unit		
	Min	Max	Min	Max	Min	Max			
t _H	0.9		1.0		1.4		ns		
t _{PRE}		0.5		0.6		0.8	ns		
t _{CLR}		0.5		0.6		0.8	ns		
t _{CH}	2.0		2.5		3.0		ns		
t _{CL}	2.0		2.5		3.0		ns		

Table 39. EPF10K50E Device IOE Timing Microparameters Note (1)								
Symbol	-1 Spee	d Grade	-2 Spee	-2 Speed Grade		ed Grade	Unit	
	Min	Max	Min	Max	Min	Max		
t _{IOD}		2.2		2.4		3.3	ns	
t _{IOC}		0.3		0.3		0.5	ns	
t _{IOCO}		1.0		1.0		1.4	ns	
t _{IOCOMB}		0.0		0.0		0.2	ns	
t _{IOSU}	1.0		1.2		1.7		ns	
t _{IOH}	0.3		0.3		0.5		ns	
t _{IOCLR}		0.9		1.0		1.4	ns	
t _{OD1}		0.8		0.9		1.2	ns	
t _{OD2}		0.3		0.4		0.7	ns	
t _{OD3}		3.0		3.5		3.5	ns	
t _{XZ}		1.4		1.7		2.3	ns	
t _{ZX1}		1.4		1.7		2.3	ns	
t _{ZX2}		0.9		1.2		1.8	ns	
t _{ZX3}		3.6		4.3		4.6	ns	
t _{INREG}		4.9		5.8		7.8	ns	
t _{IOFD}		2.8		3.3		4.5	ns	
t _{INCOMB}		2.8		3.3		4.5	ns	

Table 43. EPF10K50E External Timing Parameters Notes (1), (2)									
Symbol	-1 Spee	d Grade	-2 Spee	d Grade	-3 Speed Grade		Unit		
	Min	Мах	Min	Max	Min	Max			
t _{DRR}		8.5		10.0		13.5	ns		
t _{INSU}	2.7		3.2		4.3		ns		
t _{INH}	0.0		0.0		0.0		ns		
t _{оитсо}	2.0	4.5	2.0	5.2	2.0	7.3	ns		
t _{PCISU}	3.0		4.2		-		ns		
t _{PCIH}	0.0		0.0		-		ns		
t _{PCICO}	2.0	6.0	2.0	7.7	-	-	ns		

 Table 44. EPF10K50E External Bidirectional Timing Parameters
 Notes (1), (2)

Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit	
	Min	Max	Min	Max	Min	Max		
t _{INSUBIDIR}	2.7		3.2		4.3		ns	
t _{INHBIDIR}	0.0		0.0		0.0		ns	
t _{OUTCOBIDIR}	2.0	4.5	2.0	5.2	2.0	7.3	ns	
t _{XZBIDIR}		6.8		7.8		10.1	ns	
tZXBIDIR		6.8		7.8		10.1	ns	

Notes to tables:

(1) All timing parameters are described in Tables 24 through 30 in this data sheet.

(2) These parameters are specified by characterization.

Tables 45 through 51 show EPF10K100E device internal and external timing parameters.

Table 45. EPF10K100E Device LE Timing Microparameters Note (1)									
Symbol	-1 Spee	ed Grade	-2 Spee	-2 Speed Grade		d Grade	Unit		
	Min	Max	Min	Max	Min	Max			
t _{LUT}		0.7		1.0		1.5	ns		
t _{CLUT}		0.5		0.7		0.9	ns		
t _{RLUT}		0.6		0.8		1.1	ns		
t _{PACKED}		0.3		0.4		0.5	ns		
t _{EN}		0.2		0.3		0.3	ns		
t _{CICO}		0.1		0.1		0.2	ns		
t _{CGEN}		0.4		0.5		0.7	ns		

Table 47. EPF10K100E Device EAB Internal Microparameters Note (1)								
Symbol	-1 Spee	ed Grade	-2 Spee	ed Grade	-3 Spee	ed Grade	Unit	
	Min	Max	Min	Max	Min	Мах		
t _{EABDATA1}		1.5		2.0		2.6	ns	
t _{EABDATA1}		0.0		0.0		0.0	ns	
t _{EABWE1}		1.5		2.0		2.6	ns	
t _{EABWE2}		0.3		0.4		0.5	ns	
t _{EABRE1}		0.3		0.4		0.5	ns	
t _{EABRE2}		0.0		0.0		0.0	ns	
t _{EABCLK}		0.0		0.0		0.0	ns	
t _{EABCO}		0.3		0.4		0.5	ns	
t _{EABBYPASS}		0.1		0.1		0.2	ns	
t _{EABSU}	0.8		1.0		1.4		ns	
t _{EABH}	0.1		0.1		0.2		ns	
t _{EABCLR}	0.3		0.4		0.5		ns	
t _{AA}		4.0		5.1		6.6	ns	
t _{WP}	2.7		3.5		4.7		ns	
t _{RP}	1.0		1.3		1.7		ns	
t _{WDSU}	1.0		1.3		1.7		ns	
t _{WDH}	0.2		0.2		0.3		ns	
t _{WASU}	1.6		2.1		2.8		ns	
t _{WAH}	1.6		2.1		2.8		ns	
t _{RASU}	3.0		3.9		5.2		ns	
t _{RAH}	0.1		0.1		0.2		ns	
t _{WO}		1.5		2.0		2.6	ns	
t _{DD}		1.5		2.0		2.6	ns	
t _{EABOUT}		0.2		0.3		0.3	ns	
t _{EABCH}	1.5		2.0		2.5		ns	
t _{EABCL}	2.7		3.5		4.7		ns	

Table 48. EPF10K100E Device EAB Internal Timing Macroparameters (Part 1 of

2)	Note	(1)
-/		· · /

Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit
	Min	Max	Min	Max	Min	Max	
t _{EABAA}		5.9		7.6		9.9	ns
t _{EABRCOMB}	5.9		7.6		9.9		ns
t _{EABRCREG}	5.1		6.5		8.5		ns
t _{EABWP}	2.7		3.5		4.7		ns

Table 56. EPF10K130E Device Interconnect Timing Microparameters Note (1)							
Symbol	-1 Speed Grade		-2 Spee	-2 Speed Grade		ed Grade	Unit
	Min	Max	Min	Max	Min	Max	
t _{DIN2IOE}		2.8		3.5		4.4	ns
t _{DIN2LE}		0.7		1.2		1.6	ns
t _{DIN2DATA}		1.6		1.9		2.2	ns
t _{DCLK2IOE}		1.6		2.1		2.7	ns
t _{DCLK2LE}		0.7		1.2		1.6	ns
t _{SAMELAB}		0.1		0.2		0.2	ns
t _{SAMEROW}		1.9		3.4		5.1	ns
t _{SAMECOLUMN}		0.9		2.6		4.4	ns
t _{DIFFROW}		2.8		6.0		9.5	ns
t _{TWOROWS}		4.7		9.4		14.6	ns
t _{LEPERIPH}		3.1		4.7		6.9	ns
t _{LABCARRY}		0.6		0.8		1.0	ns
t _{LABCASC}		0.9		1.2		1.6	ns

Table 57. EPF10K130E External Timing Parameters Notes (1), (2)							
Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit
	Min	Max	Min	Max	Min	Max	
t _{DRR}		9.0		12.0		16.0	ns
t _{INSU} (3)	1.9		2.1		3.0		ns
t _{INH} (3)	0.0		0.0		0.0		ns
t _{оитсо} (3)	2.0	5.0	2.0	7.0	2.0	9.2	ns
t _{INSU} (4)	0.9		1.1		-		ns
t _{INH} (4)	0.0		0.0		-		ns
t _{OUTCO} (4)	0.5	4.0	0.5	6.0	-	-	ns
t _{PCISU}	3.0		6.2		-		ns
t _{PCIH}	0.0		0.0		-		ns
t _{PCICO}	2.0	6.0	2.0	6.9	-	-	ns

Table 59. EPF10K.	200E Device	LE Timing	Microparam	eters (Part	2 of 2) N	ote (1)	
Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit
	Min	Мах	Min	Max	Min	Max	
t _H	0.9		1.1		1.5		ns
t _{PRE}		0.5		0.6		0.8	ns
t _{CLR}		0.5		0.6		0.8	ns
t _{CH}	2.0		2.5		3.0		ns
t _{CL}	2.0		2.5		3.0		ns

Table 60. EPF10K200E Device IOE Timing Microparameters Note (1)							
Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit
	Min	Max	Min	Max	Min	Max	l
t _{IOD}		1.6		1.9		2.6	ns
t _{IOC}		0.3		0.3		0.5	ns
t _{IOCO}		1.6		1.9		2.6	ns
t _{IOCOMB}		0.5		0.6		0.8	ns
t _{IOSU}	0.8		0.9		1.2		ns
t _{IOH}	0.7		0.8		1.1		ns
t _{IOCLR}		0.2		0.2		0.3	ns
t _{OD1}		0.6		0.7		0.9	ns
t _{OD2}		0.1		0.2		0.7	ns
t _{OD3}		2.5		3.0		3.9	ns
t _{XZ}		4.4		5.3		7.1	ns
t _{ZX1}		4.4		5.3		7.1	ns
t _{ZX2}		3.9		4.8		6.9	ns
t _{ZX3}		6.3		7.6		10.1	ns
t _{INREG}		4.8		5.7		7.7	ns
t _{IOFD}		1.5		1.8		2.4	ns
t _{INCOMB}		1.5		1.8		2.4	ns

Device Pin-Outs	See the Altera web site (http://www.altera.com) or the Altera Digital Library for pin-out information.
Revision History	The information contained in the <i>FLEX 10KE Embedded Programmable Logic Data Sheet</i> version 2.5 supersedes information published in previous versions.
	Version 2.5
	The following changes were made to the <i>FLEX 10KE Embedded Programmable Logic Data Sheet</i> version 2.5:
	 <i>Note (1)</i> added to Figure 23. Text added to "I/O Element" section on page 34. Updated Table 22.
	Version 2.4
	The following changes were made to the FLEX 10KE Embedded

Programmable Logic Data Sheet version 2.4: updated text on page 34 and page 63.



101 Innovation Drive San Jose, CA 95134 (408) 544-7000 http://www.altera.com Applications Hotline: (800) 800-EPLD Literature Services: lit_reg@altera.com Copyright © 2003 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of Altera Corporation in the U.S. and other countries. All other product or service names are the property of their respective holders. Altera products are protected under numerous U.S. and foreign patents and pending

applications, maskwork rights, and copyrights. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera Corporation. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.



Altera Corporation



100