E·XFL

Intel - EPF10K50EQC208-3N Datasheet



Welcome to E-XFL.COM

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

| Details | |
|--------------------------------|--|
| Product Status | Obsolete |
| Number of LABs/CLBs | 360 |
| Number of Logic Elements/Cells | 2880 |
| Total RAM Bits | 40960 |
| Number of I/O | 147 |
| Number of Gates | 199000 |
| Voltage - Supply | 2.3V ~ 2.7V |
| Mounting Type | Surface Mount |
| Operating Temperature | 0°C ~ 70°C (TA) |
| Package / Case | 208-BFQFP |
| Supplier Device Package | 208-PQFP (28x28) |
| Purchase URL | https://www.e-xfl.com/product-detail/intel/epf10k50eqc208-3n |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

| Table 4. FLEX 10KE Package Sizes | | | | | | | | | |
|--|---------------------|-----------------|-------------------------|----------------------------|--------------------|----------------------------|----------------|--------------------|----------------------------|
| Device | 144- Pin TQFP | 208-Pin PQFP | 240-Pin PQFP RQFP | 256-Pin FineLine BGA | 356- Pin BGA | 484-Pin FineLine BGA | 599-Pin PGA | 600- Pin BGA | 672-Pin FineLine BGA |
| Pitch (mm) | 0.50 | 0.50 | 0.50 | 1.0 | 1.27 | 1.0 | - | 1.27 | 1.0 |
| Area (mm ²) | 484 | 936 | 1,197 | 289 | 1,225 | 529 | 3,904 | 2,025 | 729 |
| $\begin{array}{l} \text{Length} \times \text{width} \\ \text{(mm} \times \text{mm)} \end{array}$ | 22 × 22 | 30.6 × 30.6 | 34.6×34.6 | 17 × 17 | 35×35 | 23 × 23 | 62.5 × 62.5 | 45×45 | 27 × 27 |

General Description

Altera FLEX 10KE devices are enhanced versions of FLEX 10K devices. Based on reconfigurable CMOS SRAM elements, the FLEX architecture incorporates all features necessary to implement common gate array megafunctions. With up to 200,000 typical gates, FLEX 10KE devices provide the density, speed, and features to integrate entire systems, including multiple 32-bit buses, into a single device.

The ability to reconfigure FLEX 10KE devices enables 100% testing prior to shipment and allows the designer to focus on simulation and design verification. FLEX 10KE reconfigurability eliminates inventory management for gate array designs and generation of test vectors for fault coverage.

Table 5 shows FLEX 10KE performance for some common designs. All performance values were obtained with Synopsys DesignWare or LPM functions. Special design techniques are not required to implement the applications; the designer simply infers or instantiates a function in a Verilog HDL, VHDL, Altera Hardware Description Language (AHDL), or schematic design file.

| Application | Resource | es Used | | Performance | | | | |
|---|----------|---------|----------------|----------------|----------------|-----|--|--|
| | LEs | EABs | -1 Speed Grade | -2 Speed Grade | -3 Speed Grade | | | |
| 16-bit loadable counter | 16 | 0 | 285 | 250 | 200 | MHz | | |
| 16-bit accumulator | 16 | 0 | 285 | 250 | 200 | MHz | | |
| 16-to-1 multiplexer (1) | 10 | 0 | 3.5 | 4.9 | 7.0 | ns | | |
| 16-bit multiplier with 3-stage pipeline (2) | 592 | 0 | 156 | 131 | 93 | MHz | | |
| 256×16 RAM read cycle speed (2) | 0 | 1 | 196 | 154 | 118 | MHz | | |
| 256×16 RAM write cycle speed (2) | 0 | 1 | 185 | 143 | 106 | MHz | | |

Table 5. FLEX 10KE Performance

Notes:

(1) This application uses combinatorial inputs and outputs.

(2) This application uses registered inputs and outputs.

Table 6 shows FLEX 10KE performance for more complex designs. These designs are available as Altera MegaCore $^{\circ}$ functions.

| Table 6. FLEX 10KE Performance for Complex Designs | | | | | | | |
|--|----------|----------------|----------------|----------------|--------|--|--|
| Application | LEs Used | | Performance | | | | |
| | | -1 Speed Grade | -2 Speed Grade | -3 Speed Grade | | | |
| 8-bit, 16-tap parallel finite impulse response (FIR) filter | 597 | 192 | 156 | 116 | MSPS | | |
| 8-bit, 512-point fast Fourier | 1,854 | 23.4 | 28.7 | 38.9 | µs (1) | | |
| transform (FFT) function | | 113 | 92 | 68 | MHz | | |
| a16450 universal asynchronous receiver/transmitter (UART) | 342 | 36 | 28 | 20.5 | MHz | | |

Note:

(1) These values are for calculation time. Calculation time = number of clocks required / f_{max} . Number of clocks required = ceiling [log 2 (points)/2] × [points +14 + ceiling]

Figure 1 shows a block diagram of the FLEX 10KE architecture. Each group of LEs is combined into an LAB; groups of LABs are arranged into rows and columns. Each row also contains a single EAB. The LABs and EABs are interconnected by the FastTrack Interconnect routing structure. IOEs are located at the end of each row and column of the FastTrack Interconnect routing structure.



FLEX 10KE devices provide six dedicated inputs that drive the flipflops' control inputs and ensure the efficient distribution of high-speed, low-skew (less than 1.5 ns) control signals. These signals use dedicated routing channels that provide shorter delays and lower skews than the FastTrack Interconnect routing structure. Four of the dedicated inputs drive four global signals. These four global signals can also be driven by internal logic, providing an ideal solution for a clock divider or an internally generated asynchronous clear signal that clears many registers in the device.

The EAB can also be used for bidirectional, dual-port memory applications where two ports read or write simultaneously. To implement this type of dual-port memory, two EABs are used to support two simultaneous read or writes.

Alternatively, one clock and clock enable can be used to control the input registers of the EAB, while a different clock and clock enable control the output registers (see Figure 2).



Notes:

- (1) All registers can be asynchronously cleared by EAB local interconnect signals, global signals, or the chip-wide reset.
- (2) EPF10K30E and EPF10K50E devices have 88 EAB local interconnect channels; EPF10K100E, EPF10K130E, and EPF10K200E devices have 104 EAB local interconnect channels.



Figure 4. FLEX 10KE Device in Single-Port RAM Mode

Note:

(1) EPF10K30E, EPF10K50E, and EPF10K50S devices have 88 EAB local interconnect channels; EPF10K100E, EPF10K130E, EPF10K200E, and EPF10K200S devices have 104 EAB local interconnect channels.

EABs can be used to implement synchronous RAM, which is easier to use than asynchronous RAM. A circuit using asynchronous RAM must generate the RAM write enable signal, while ensuring that its data and address signals meet setup and hold time specifications relative to the write enable signal. In contrast, the EAB's synchronous RAM generates its own write enable signal and is self-timed with respect to the input or write clock. A circuit using the EAB's self-timed RAM must only meet the setup and hold time specifications of the global clock.

Normal Mode

The normal mode is suitable for general logic applications and wide decoding functions that can take advantage of a cascade chain. In normal mode, four data inputs from the LAB local interconnect and the carry-in are inputs to a four-input LUT. The Altera Compiler automatically selects the carry-in or the DATA3 signal as one of the inputs to the LUT. The LUT output can be combined with the cascade-in signal to form a cascade chain through the cascade-out signal. Either the register or the LUT can be used to drive both the local interconnect and the FastTrack Interconnect routing structure at the same time.

The LUT and the register in the LE can be used independently (register packing). To support register packing, the LE has two outputs; one drives the local interconnect, and the other drives the FastTrack Interconnect routing structure. The DATA4 signal can drive the register directly, allowing the LUT to compute a function that is independent of the registered signal; a three-input function can be computed in the LUT, and a fourth independent signal can be registered. Alternatively, a four-input function can be generated, and one of the inputs to this function can be used to drive the register. The register in a packed LE can still use the clock enable, clear, and preset signals in the LE. In a packed LE, the register can drive the FastTrack Interconnect routing structure while the LUT drives the local interconnect, or vice versa.

Arithmetic Mode

The arithmetic mode offers 2 three-input LUTs that are ideal for implementing adders, accumulators, and comparators. One LUT computes a three-input function; the other generates a carry output. As shown in Figure 11 on page 22, the first LUT uses the carry-in signal and two data inputs from the LAB local interconnect to generate a combinatorial or registered output. For example, in an adder, this output is the sum of three signals: a, b, and carry-in. The second LUT uses the same three signals to generate a carry-out signal, thereby creating a carry chain. The arithmetic mode also supports simultaneous use of the cascade chain.

Up/Down Counter Mode

The up/down counter mode offers counter enable, clock enable, synchronous up/down control, and data loading options. These control signals are generated by the data inputs from the LAB local interconnect, the carry-in signal, and output feedback from the programmable register. Use 2 three-input LUTs: one generates the counter data, and the other generates the fast carry bit. A 2-to-1 multiplexer provides synchronous loading. Data can also be loaded asynchronously with the clear and preset register control signals without using the LUT resources.





I/O Element

An IOE contains a bidirectional I/O buffer and a register that can be used either as an input register for external data that requires a fast setup time, or as an output register for data that requires fast clock-to-output performance. In some cases, using an LE register for an input register will result in a faster setup time than using an IOE register. IOEs can be used as input, output, or bidirectional pins. For bidirectional registered I/O implementation, the output register should be in the IOE, and the data input and output enable registers should be LE registers placed adjacent to the bidirectional pin. The Altera Compiler uses the programmable inversion option to invert signals from the row and column interconnect automatically where appropriate. Figure 15 shows the bidirectional I/O registers. Figure 20 shows the timing requirements for the JTAG signals.



Figure 20. FLEX 10KE JTAG Waveforms

Table 18 shows the timing parameters and values for FLEX 10KE devices.

| Table 18. FLEX 10KE JTAG Timing Parameters & Values | | | | | | | |
|---|--|-----|-----|------|--|--|--|
| Symbol | Parameter | Min | Мах | Unit | | | |
| t _{JCP} | TCK clock period | 100 | | ns | | | |
| t _{JCH} | TCK clock high time | 50 | | ns | | | |
| t _{JCL} | TCK clock low time | 50 | | ns | | | |
| t _{JPSU} | JTAG port setup time | 20 | | ns | | | |
| t _{JPH} | JTAG port hold time | 45 | | ns | | | |
| t _{JPCO} | JTAG port clock to output | | 25 | ns | | | |
| t _{JPZX} | JTAG port high impedance to valid output | | 25 | ns | | | |
| t _{JPXZ} | JTAG port valid output to high impedance | | 25 | ns | | | |
| t _{JSSU} | Capture register setup time | 20 | | ns | | | |
| t _{JSH} | Capture register hold time | 45 | | ns | | | |
| t _{JSCO} | Update register clock to output | | 35 | ns | | | |
| t _{JSZX} | Update register high impedance to valid output | | 35 | ns | | | |
| t _{JSXZ} | Update register valid output to high impedance | | 35 | ns | | | |

| Table 23. FLEX 10KE Device Capacitance Note (14) | | | | | | | | |
|--|---|-------------------------------------|-----|-----|------|--|--|--|
| Symbol | Parameter | Conditions | Min | Max | Unit | | | |
| CIN | Input capacitance | V _{IN} = 0 V, f = 1.0 MHz | | 10 | pF | | | |
| CINCLK | Input capacitance on dedicated clock pin | V _{IN} = 0 V, f = 1.0 MHz | | 12 | pF | | | |
| C _{OUT} | Output capacitance | V _{OUT} = 0 V, f = 1.0 MHz | | 10 | pF | | | |

Notes to tables:

- (1) See the Operating Requirements for Altera Devices Data Sheet.
- (2) Minimum DC input voltage is -0.5 V. During transitions, the inputs may undershoot to -2.0 V for input currents less than 100 mA and periods shorter than 20 ns.
- (3) Numbers in parentheses are for industrial-temperature-range devices.
- (4) Maximum V_{CC} rise time is 100 ms, and V_{CC} must rise monotonically.
- (5) All pins, including dedicated inputs, clock, I/O, and JTAG pins, may be driven before V_{CCINT} and V_{CCIO} are powered.
- (6) Typical values are for $T_A = 25^{\circ}$ C, $V_{CCINT} = 2.5$ V, and $V_{CCIO} = 2.5$ V or 3.3 V.
- (7) These values are specified under the FLEX 10KE Recommended Operating Conditions shown in Tables 20 and 21.
 (8) The FLEX 10KE input buffers are compatible with 2.5-V, 3.3-V (LVTTL and LVCMOS), and 5.0-V TTL and CMOS
- signals. Additionally, the input buffers are 3.3-V PCI compliant when V_{CCIO} and V_{CCINT} meet the relationship shown in Figure 22.
- (9) The I_{OH} parameter refers to high-level TTL, PCI, or CMOS output current.
- (10) The I_{OL} parameter refers to low-level TTL, PCI, or CMOS output current. This parameter applies to open-drain pins as well as output pins.
- (11) This value is specified for normal device operation. The value may vary during power-up.
- (12) This parameter applies to -1 speed-grade commercial-temperature devices and -2 speed-grade-industrial temperature devices.
- (13) Pin pull-up resistance values will be lower if the pin is driven higher than V_{CCIO} by an external source.
- (14) Capacitance is sample-tested only.

Figure 22 shows the required relationship between V_{CCIO} and V_{CCINT} for 3.3-V PCI compliance.



Figure 23 shows the typical output drive characteristics of FLEX 10KE devices with 3.3-V and 2.5-V V_{CCIO}. The output driver is compliant to the 3.3-V *PCI Local Bus Specification*, *Revision 2.2* (when VCCIO pins are connected to 3.3 V). FLEX 10KE devices with a -1 speed grade also comply with the drive strength requirements of the *PCI Local Bus Specification*, *Revision 2.2* (when VCCINT pins are powered with a minimum supply of 2.375 V, and VCCIO pins are connected to 3.3 V). Therefore, these devices can be used in open 5.0-V PCI systems.





Figure 23. Output Drive Characteristics of FLEX 10KE Devices Note (1)

Note:

(1) These are transient (AC) currents.

Timing Model

The continuous, high-performance FastTrack Interconnect routing resources ensure predictable performance and accurate simulation and timing analysis. This predictable performance contrasts with that of FPGAs, which use a segmented connection scheme and therefore have unpredictable performance.

Device performance can be estimated by following the signal path from a source, through the interconnect, to the destination. For example, the registered performance between two LEs on the same row can be calculated by adding the following parameters:

- LE register clock-to-output delay (*t*_{CO})
- Interconnect delay (t_{SAMEROW})
- **LE** look-up table delay (t_{LUT})
- **LE** register setup time (t_{SU})

The routing delay depends on the placement of the source and destination LEs. A more complex registered path may involve multiple combinatorial LEs between the source and destination LEs.



Figure 26. FLEX 10KE Device IOE Timing Model

Figure 27. FLEX 10KE Device EAB Timing Model



| Table 24. LE Timing Microparameters (Part 2 of 2) Note (1) | | | | | | | |
|--|--|-----------|--|--|--|--|--|
| Symbol | Parameter | Condition | | | | | |
| t _{CLR} | LE register clear delay | | | | | | |
| t _{CH} | Minimum clock high time from clock pin | | | | | | |
| t _{CL} | Minimum clock low time from clock pin | | | | | | |

| Table 25. IOE | Timing Microparameters Note (1) | |
|---------------------|---|----------------|
| Symbol | Parameter | Conditions |
| t _{IOD} | IOE data delay | |
| t _{IOC} | IOE register control signal delay | |
| t _{IOCO} | IOE register clock-to-output delay | |
| t _{IOCOMB} | IOE combinatorial delay | |
| t _{IOSU} | IOE register setup time for data and enable signals before clock; IOE register recovery time after asynchronous clear | |
| t _{IOH} | IOE register hold time for data and enable signals after clock | |
| t _{IOCLR} | IOE register clear time | |
| t _{OD1} | Output buffer and pad delay, slow slew rate = off, V_{CCIO} = 3.3 V | C1 = 35 pF (2) |
| t _{OD2} | Output buffer and pad delay, slow slew rate = off, V_{CCIO} = 2.5 V | C1 = 35 pF (3) |
| t _{OD3} | Output buffer and pad delay, slow slew rate = on | C1 = 35 pF (4) |
| t _{XZ} | IOE output buffer disable delay | |
| t _{ZX1} | IOE output buffer enable delay, slow slew rate = off, V_{CCIO} = 3.3 V | C1 = 35 pF (2) |
| t _{ZX2} | IOE output buffer enable delay, slow slew rate = off, V_{CCIO} = 2.5 V | C1 = 35 pF (3) |
| t _{ZX3} | IOE output buffer enable delay, slow slew rate = on | C1 = 35 pF (4) |
| t _{INREG} | IOE input pad and buffer to IOE register delay | |
| t _{IOFD} | IOE register feedback delay | |
| t _{INCOMB} | IOE input pad and buffer to FastTrack Interconnect delay | |

| Table 37. EPF10K30E External Bidirectional Timing Parameters Notes (1), (2) | | | | | | | | |
|---|---------|---------|---------|----------------|-----|---------|------|--|
| Symbol | -1 Spee | d Grade | -2 Spee | -2 Speed Grade | | d Grade | Unit | |
| | Min | Max | Min | Max | Min | Max | | |
| t _{INSUBIDIR} (3) | 2.8 | | 3.9 | | 5.2 | | ns | |
| t _{INHBIDIR} (3) | 0.0 | | 0.0 | | 0.0 | | ns | |
| t _{INSUBIDIR} (4) | 3.8 | | 4.9 | | - | | ns | |
| t _{INHBIDIR} (4) | 0.0 | | 0.0 | | - | | ns | |
| t _{outcobidir} (3) | 2.0 | 4.9 | 2.0 | 5.9 | 2.0 | 7.6 | ns | |
| t _{XZBIDIR} (3) | | 6.1 | | 7.5 | | 9.7 | ns | |
| t _{ZXBIDIR} (3) | | 6.1 | | 7.5 | | 9.7 | ns | |
| t _{OUTCOBIDIR} (4) | 0.5 | 3.9 | 0.5 | 4.9 | - | _ | ns | |
| t _{XZBIDIR} (4) | | 5.1 | | 6.5 | | - | ns | |
| t _{ZXBIDIR} (4) | | 5.1 | | 6.5 | | - | ns | |

Notes to tables:

(1) All timing parameters are described in Tables 24 through 30 in this data sheet.

(2) These parameters are specified by characterization.

(3) This parameter is measured without the use of the ClockLock or ClockBoost circuits.

(4) This parameter is measured with the use of the ClockLock or ClockBoost circuits.

Tables 38 through 44 show EPF10K50E device internal and external timing parameters.

| Table 38. EPF10K50E Device LE Timing Microparameters (Part 1 of 2) Note (1) | | | | | | | |
|---|---------|----------|---------|---------|----------------|-----|------|
| Symbol | -1 Spee | ed Grade | -2 Spee | d Grade | -3 Speed Grade | | Unit |
| | Min | Max | Min | Max | Min | Max | |
| t _{LUT} | | 0.6 | | 0.9 | | 1.3 | ns |
| t _{CLUT} | | 0.5 | | 0.6 | | 0.8 | ns |
| t _{RLUT} | | 0.7 | | 0.8 | | 1.1 | ns |
| t _{PACKED} | | 0.4 | | 0.5 | | 0.6 | ns |
| t _{EN} | | 0.6 | | 0.7 | | 0.9 | ns |
| t _{CICO} | | 0.2 | | 0.2 | | 0.3 | ns |
| t _{CGEN} | | 0.5 | | 0.5 | | 0.8 | ns |
| t _{CGENR} | | 0.2 | | 0.2 | | 0.3 | ns |
| t _{CASC} | | 0.8 | | 1.0 | | 1.4 | ns |
| t _C | | 0.5 | | 0.6 | | 0.8 | ns |
| t _{CO} | | 0.7 | | 0.7 | | 0.9 | ns |
| t _{COMB} | | 0.5 | | 0.6 | | 0.8 | ns |
| t _{SU} | 0.7 | | 0.7 | | 0.8 | | ns |

| Table 47. EPF10K100E Device EAB Internal Microparameters Note (1) | | | | | | | |
|---|---------|----------------|-----|----------------|-----|----------|------|
| Symbol | -1 Spee | -1 Speed Grade | | -2 Speed Grade | | ed Grade | Unit |
| | Min | Max | Min | Max | Min | Мах | |
| t _{EABDATA1} | | 1.5 | | 2.0 | | 2.6 | ns |
| t _{EABDATA1} | | 0.0 | | 0.0 | | 0.0 | ns |
| t _{EABWE1} | | 1.5 | | 2.0 | | 2.6 | ns |
| t _{EABWE2} | | 0.3 | | 0.4 | | 0.5 | ns |
| t _{EABRE1} | | 0.3 | | 0.4 | | 0.5 | ns |
| t _{EABRE2} | | 0.0 | | 0.0 | | 0.0 | ns |
| t _{EABCLK} | | 0.0 | | 0.0 | | 0.0 | ns |
| t _{EABCO} | | 0.3 | | 0.4 | | 0.5 | ns |
| t _{EABBYPASS} | | 0.1 | | 0.1 | | 0.2 | ns |
| t _{EABSU} | 0.8 | | 1.0 | | 1.4 | | ns |
| t _{EABH} | 0.1 | | 0.1 | | 0.2 | | ns |
| t _{EABCLR} | 0.3 | | 0.4 | | 0.5 | | ns |
| t _{AA} | | 4.0 | | 5.1 | | 6.6 | ns |
| t _{WP} | 2.7 | | 3.5 | | 4.7 | | ns |
| t _{RP} | 1.0 | | 1.3 | | 1.7 | | ns |
| t _{WDSU} | 1.0 | | 1.3 | | 1.7 | | ns |
| t _{WDH} | 0.2 | | 0.2 | | 0.3 | | ns |
| t _{WASU} | 1.6 | | 2.1 | | 2.8 | | ns |
| t _{WAH} | 1.6 | | 2.1 | | 2.8 | | ns |
| t _{RASU} | 3.0 | | 3.9 | | 5.2 | | ns |
| t _{RAH} | 0.1 | | 0.1 | | 0.2 | | ns |
| t _{WO} | | 1.5 | | 2.0 | | 2.6 | ns |
| t _{DD} | | 1.5 | | 2.0 | | 2.6 | ns |
| t _{EABOUT} | | 0.2 | | 0.3 | | 0.3 | ns |
| t _{EABCH} | 1.5 | | 2.0 | | 2.5 | | ns |
| t _{EABCL} | 2.7 | | 3.5 | | 4.7 | | ns |

Table 48. EPF10K100E Device EAB Internal Timing Macroparameters (Part 1 of

| 2) | Note | (1) |
|----|------|-------|
| -/ | | · · / |

| Symbol | -1 Speed Grade | | -2 Speed Grade | | -3 Spee | d Grade | Unit |
|-----------------------|----------------|-----|----------------|-----|---------|---------|------|
| | Min | Max | Min | Max | Min | Max | |
| t _{EABAA} | | 5.9 | | 7.6 | | 9.9 | ns |
| t _{EABRCOMB} | 5.9 | | 7.6 | | 9.9 | | ns |
| t _{EABRCREG} | 5.1 | | 6.5 | | 8.5 | | ns |
| t _{EABWP} | 2.7 | | 3.5 | | 4.7 | | ns |

| Table 50. EPF10K100E External Timing Parameters Notes (1), (2) | | | | | | | | | | | |
|--|----------------|-----|---------|----------------|-----|---------|------|--|--|--|--|
| Symbol | -1 Speed Grade | | -2 Spee | -2 Speed Grade | | d Grade | Unit | | | | |
| | Min | Max | Min | Max | Min | Max | | | | | |
| t _{DRR} | | 9.0 | | 12.0 | | 16.0 | ns | | | | |
| t _{INSU} (3) | 2.0 | | 2.5 | | 3.3 | | ns | | | | |
| t _{INH} (3) | 0.0 | | 0.0 | | 0.0 | | ns | | | | |
| t _{оитсо} (3) | 2.0 | 5.2 | 2.0 | 6.9 | 2.0 | 9.1 | ns | | | | |
| t _{INSU} (4) | 2.0 | | 2.2 | | - | | ns | | | | |
| t _{INH} (4) | 0.0 | | 0.0 | | - | | ns | | | | |
| t _{оитсо} (4) | 0.5 | 3.0 | 0.5 | 4.6 | - | - | ns | | | | |
| t _{PCISU} | 3.0 | | 6.2 | | - | | ns | | | | |
| t _{PCIH} | 0.0 | | 0.0 | | - | | ns | | | | |
| t _{PCICO} | 2.0 | 6.0 | 2.0 | 6.9 | _ | _ | ns | | | | |

 Table 51. EPF10K100E External Bidirectional Timing Parameters
 Notes (1), (2)

| Symbol | -1 Spee | -1 Speed Grade | | -2 Speed Grade | | d Grade | Unit |
|-----------------------------|---------|----------------|-----|----------------|-----|---------|------|
| | Min | Max | Min | Max | Min | Max | |
| t _{INSUBIDIR} (3) | 1.7 | | 2.5 | | 3.3 | | ns |
| t _{INHBIDIR} (3) | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{INSUBIDIR} (4) | 2.0 | | 2.8 | | - | | ns |
| t _{INHBIDIR} (4) | 0.0 | | 0.0 | | - | | ns |
| t _{OUTCOBIDIR} (3) | 2.0 | 5.2 | 2.0 | 6.9 | 2.0 | 9.1 | ns |
| t _{XZBIDIR} (3) | | 5.6 | | 7.5 | | 10.1 | ns |
| t _{ZXBIDIR} (3) | | 5.6 | | 7.5 | | 10.1 | ns |
| t _{OUTCOBIDIR} (4) | 0.5 | 3.0 | 0.5 | 4.6 | - | - | ns |
| t _{XZBIDIR} (4) | | 4.6 | | 6.5 | | - | ns |
| t _{ZXBIDIR} (4) | | 4.6 | | 6.5 | | - | ns |

Notes to tables:

(1) All timing parameters are described in Tables 24 through 30 in this data sheet.

(2) These parameters are specified by characterization.

(3) This parameter is measured without the use of the ClockLock or ClockBoost circuits.

(4) This parameter is measured with the use of the ClockLock or ClockBoost circuits.

| Table 66. EPF10K50S Device LE Timing Microparameters (Part 2 of 2) Note (1) | | | | | | | | | | |
|---|---------|----------|----------------|-----|---------|----------|------|--|--|--|
| Symbol | -1 Spee | ed Grade | -2 Speed Grade | | -3 Spee | ed Grade | Unit | | | |
| | Min | Max | Min | Max | Min | Max | | | | |
| t _{CGENR} | | 0.1 | | 0.1 | | 0.1 | ns | | | |
| t _{CASC} | | 0.5 | | 0.8 | | 1.0 | ns | | | |
| t _C | | 0.5 | | 0.6 | | 0.8 | ns | | | |
| t _{CO} | | 0.6 | | 0.6 | | 0.7 | ns | | | |
| t _{COMB} | | 0.3 | | 0.4 | | 0.5 | ns | | | |
| t _{SU} | 0.5 | | 0.6 | | 0.7 | | ns | | | |
| t _H | 0.5 | | 0.6 | | 0.8 | | ns | | | |
| t _{PRE} | | 0.4 | | 0.5 | | 0.7 | ns | | | |
| t _{CLR} | | 0.8 | | 1.0 | | 1.2 | ns | | | |
| t _{CH} | 2.0 | | 2.5 | | 3.0 | | ns | | | |
| t _{CL} | 2.0 | | 2.5 | | 3.0 | | ns | | | |

| Table 67. EPF10K50S Device IOE Timing Microparameters Note (1) | | | | | | | | | |
|--|---------|----------|---------|----------------|-----|----------|------|--|--|
| Symbol | -1 Spee | ed Grade | -2 Spee | -2 Speed Grade | | ed Grade | Unit | | |
| | Min | Max | Min | Max | Min | Max | | | |
| t _{IOD} | | 1.3 | | 1.3 | | 1.9 | ns | | |
| t _{IOC} | | 0.3 | | 0.4 | | 0.4 | ns | | |
| t _{IOCO} | | 1.7 | | 2.1 | | 2.6 | ns | | |
| t _{IOCOMB} | | 0.5 | | 0.6 | | 0.8 | ns | | |
| t _{IOSU} | 0.8 | | 1.0 | | 1.3 | | ns | | |
| t _{IOH} | 0.4 | | 0.5 | | 0.6 | | ns | | |
| t _{IOCLR} | | 0.2 | | 0.2 | | 0.4 | ns | | |
| t _{OD1} | | 1.2 | | 1.2 | | 1.9 | ns | | |
| t _{OD2} | | 0.7 | | 0.8 | | 1.7 | ns | | |
| t _{OD3} | | 2.7 | | 3.0 | | 4.3 | ns | | |
| t _{XZ} | | 4.7 | | 5.7 | | 7.5 | ns | | |
| t _{ZX1} | | 4.7 | | 5.7 | | 7.5 | ns | | |
| t _{ZX2} | | 4.2 | | 5.3 | | 7.3 | ns | | |
| t _{ZX3} | | 6.2 | | 7.5 | | 9.9 | ns | | |
| t _{INREG} | | 3.5 | | 4.2 | | 5.6 | ns | | |
| t _{IOFD} | | 1.1 | | 1.3 | | 1.8 | ns | | |
| t _{INCOMB} | | 1.1 | | 1.3 | | 1.8 | ns | | |

| Table 71. EPF10K50S External Timing Parameters Note (1) | | | | | | | | | | | |
|---|---------|----------|---------|---------|---------|---------|------|--|--|--|--|
| Symbol | -1 Spee | ed Grade | -2 Spee | d Grade | -3 Spee | d Grade | Unit | | | | |
| | Min | Max | Min | Max | Min | Max | | | | | |
| t _{DRR} | | 8.0 | | 9.5 | | 12.5 | ns | | | | |
| t _{INSU} (2) | 2.4 | | 2.9 | | 3.9 | | ns | | | | |
| t _{INH} (2) | 0.0 | | 0.0 | | 0.0 | | ns | | | | |
| t _{OUTCO} (2) | 2.0 | 4.3 | 2.0 | 5.2 | 2.0 | 7.3 | ns | | | | |
| t _{INSU} (3) | 2.4 | | 2.9 | | | | ns | | | | |
| t _{INH} (3) | 0.0 | | 0.0 | | | | ns | | | | |
| t _{оитсо} (3) | 0.5 | 3.3 | 0.5 | 4.1 | | | ns | | | | |
| t _{PCISU} | 2.4 | | 2.9 | | - | | ns | | | | |
| t _{PCIH} | 0.0 | | 0.0 | | - | | ns | | | | |
| t _{PCICO} | 2.0 | 6.0 | 2.0 | 7.7 | _ | _ | ns | | | | |

 Table 72. EPF10K50S External Bidirectional Timing Parameters
 Note (1)

| Symbol | -1 Speed Grade | | -2 Speed Grade | | -3 Speed Grade | | Unit |
|-----------------------------|----------------|-----|----------------|-----|----------------|------|------|
| | Min | Max | Min | Max | Min | Max | |
| t _{INSUBIDIR} (2) | 2.7 | | 3.2 | | 4.3 | | ns |
| t _{INHBIDIR} (2) | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{INHBIDIR} (3) | 0.0 | | 0.0 | | - | | ns |
| t _{INSUBIDIR} (3) | 3.7 | | 4.2 | | - | | ns |
| t _{OUTCOBIDIR} (2) | 2.0 | 4.5 | 2.0 | 5.2 | 2.0 | 7.3 | ns |
| t _{XZBIDIR} (2) | | 6.8 | | 7.8 | | 10.1 | ns |
| t _{ZXBIDIR} (2) | | 6.8 | | 7.8 | | 10.1 | ns |
| toutcobidir (3) | 0.5 | 3.5 | 0.5 | 4.2 | - | - | |
| t _{XZBIDIR} (3) | | 6.8 | | 8.4 | | - | ns |
| t _{ZXBIDIR} (3) | | 6.8 | | 8.4 | | - | ns |

Notes to tables:

(1) All timing parameters are described in Tables 24 through 30.

(2) This parameter is measured without use of the ClockLock or ClockBoost circuits.

(3) This parameter is measured with use of the ClockLock or ClockBoost circuits

| Table 73. EPF10k | 200S Device | e Internal & | External Tir | ming Param | eters N | ote (1) | |
|---------------------|-------------|--------------|--------------|----------------|---------|----------|------|
| Symbol | -1 Spee | ed Grade | -2 Spee | -2 Speed Grade | | ed Grade | Unit |
| | Min | Max | Min | Max | Min | Max | |
| t _{LUT} | | 0.7 | | 0.8 | | 1.2 | ns |
| t _{CLUT} | | 0.4 | | 0.5 | | 0.6 | ns |
| t _{RLUT} | | 0.5 | | 0.7 | | 0.9 | ns |
| t _{PACKED} | | 0.4 | | 0.5 | | 0.7 | ns |
| t _{EN} | | 0.6 | | 0.5 | | 0.6 | ns |
| t _{CICO} | | 0.1 | | 0.2 | | 0.3 | ns |
| t _{CGEN} | | 0.3 | | 0.4 | | 0.6 | ns |
| t _{CGENR} | | 0.1 | | 0.2 | | 0.3 | ns |
| t _{CASC} | | 0.7 | | 0.8 | | 1.2 | ns |
| t _C | | 0.5 | | 0.6 | | 0.8 | ns |
| t _{CO} | | 0.5 | | 0.6 | | 0.8 | ns |
| t _{COMB} | | 0.3 | | 0.6 | | 0.8 | ns |
| t _{SU} | 0.4 | | 0.6 | | 0.7 | | ns |
| t _H | 1.0 | | 1.1 | | 1.5 | | ns |
| t _{PRE} | | 0.4 | | 0.6 | | 0.8 | ns |
| t _{CLR} | | 0.5 | | 0.6 | | 0.8 | ns |
| t _{CH} | 2.0 | | 2.5 | | 3.0 | | ns |
| t _{CL} | 2.0 | | 2.5 | | 3.0 | | ns |

 Table 74. EPF10K200S Device IOE Timing Microparameters (Part 1 of 2)
 Note (1)

| Symbol | -1 Speed Grade | | -2 Speed Grade | | -3 Speed Grade | | Unit | |
|---------------------|----------------|-----|----------------|-----|----------------|-----|------|--|
| | Min | Max | Min | Max | Min | Max | | |
| t _{IOD} | | 1.8 | | 1.9 | | 2.6 | ns | |
| t _{IOC} | | 0.3 | | 0.3 | | 0.5 | ns | |
| t _{IOCO} | | 1.7 | | 1.9 | | 2.6 | ns | |
| t _{IOCOMB} | | 0.5 | | 0.6 | | 0.8 | ns | |
| t _{IOSU} | 0.8 | | 0.9 | | 1.2 | | ns | |
| t _{IOH} | 0.4 | | 0.8 | | 1.1 | | ns | |
| t _{IOCLR} | | 0.2 | | 0.2 | | 0.3 | ns | |
| t _{OD1} | | 1.3 | | 0.7 | | 0.9 | ns | |
| t _{OD2} | | 0.8 | | 0.2 | | 0.4 | ns | |
| t _{OD3} | | 2.9 | | 3.0 | | 3.9 | ns | |
| t _{XZ} | | 5.0 | | 5.3 | | 7.1 | ns | |
| t _{ZX1} | | 5.0 | | 5.3 | | 7.1 | ns | |

To better reflect actual designs, the power model (and the constant K in the power calculation equations) for continuous interconnect FLEX devices assumes that LEs drive FastTrack Interconnect channels. In contrast, the power model of segmented FPGAs assumes that all LEs drive only one short interconnect segment. This assumption may lead to inaccurate results when compared to measured power consumption for actual designs in segmented FPGAs.

Figure 31 shows the relationship between the current and operating frequency of FLEX 10KE devices.



Figure 31. FLEX 10KE I_{CCACTIVE} vs. Operating Frequency (Part 1 of 2)