



Welcome to **E-XFL.COM** 

# Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

# **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	360
Number of Logic Elements/Cells	2880
Total RAM Bits	40960
Number of I/O	189
Number of Gates	199000
Voltage - Supply	2.3V ~ 2.7V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 70°C (TA)
Package / Case	240-BFQFP
Supplier Device Package	240-PQFP (32x32)
Purchase URL	https://www.e-xfl.com/product-detail/intel/epf10k50eqc240-3

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Similar to the FLEX 10KE architecture, embedded gate arrays are the fastest-growing segment of the gate array market. As with standard gate arrays, embedded gate arrays implement general logic in a conventional "sea-of-gates" architecture. Additionally, embedded gate arrays have dedicated die areas for implementing large, specialized functions. By embedding functions in silicon, embedded gate arrays reduce die area and increase speed when compared to standard gate arrays. While embedded megafunctions typically cannot be customized, FLEX 10KE devices are programmable, providing the designer with full control over embedded megafunctions and general logic, while facilitating iterative design changes during debugging.

Each FLEX 10KE device contains an embedded array and a logic array. The embedded array is used to implement a variety of memory functions or complex logic functions, such as digital signal processing (DSP), wide data-path manipulation, microcontroller applications, and data-transformation functions. The logic array performs the same function as the sea-of-gates in the gate array and is used to implement general logic such as counters, adders, state machines, and multiplexers. The combination of embedded and logic arrays provides the high performance and high density of embedded gate arrays, enabling designers to implement an entire system on a single device.

FLEX 10KE devices are configured at system power-up with data stored in an Altera serial configuration device or provided by a system controller. Altera offers the EPC1, EPC2, and EPC16 configuration devices, which configure FLEX 10KE devices via a serial data stream. Configuration data can also be downloaded from system RAM or via the Altera BitBlaster<sup>TM</sup>, ByteBlasterMV<sup>TM</sup>, or MasterBlaster download cables. After a FLEX 10KE device has been configured, it can be reconfigured in-circuit by resetting the device and loading new data. Because reconfiguration requires less than 85 ms, real-time changes can be made during system operation.

FLEX 10KE devices contain an interface that permits microprocessors to configure FLEX 10KE devices serially or in-parallel, and synchronously or asynchronously. The interface also enables microprocessors to treat a FLEX 10KE device as memory and configure it by writing to a virtual memory location, making it easy to reconfigure the device.

# Functional Description

Each FLEX 10KE device contains an enhanced embedded array to implement memory and specialized logic functions, and a logic array to implement general logic.

The embedded array consists of a series of EABs. When implementing memory functions, each EAB provides 4,096 bits, which can be used to create RAM, ROM, dual-port RAM, or first-in first-out (FIFO) functions. When implementing logic, each EAB can contribute 100 to 600 gates towards complex logic functions, such as multipliers, microcontrollers, state machines, and DSP functions. EABs can be used independently, or multiple EABs can be combined to implement larger functions.

The logic array consists of logic array blocks (LABs). Each LAB contains eight LEs and a local interconnect. An LE consists of a four-input look-up table (LUT), a programmable flipflop, and dedicated signal paths for carry and cascade functions. The eight LEs can be used to create medium-sized blocks of logic—such as 8-bit counters, address decoders, or state machines—or combined across LABs to create larger logic blocks. Each LAB represents about 96 usable gates of logic.

Signal interconnections within FLEX 10KE devices (as well as to and from device pins) are provided by the FastTrack Interconnect routing structure, which is a series of fast, continuous row and column channels that run the entire length and width of the device.

Each I/O pin is fed by an I/O element (IOE) located at the end of each row and column of the FastTrack Interconnect routing structure. Each IOE contains a bidirectional I/O buffer and a flipflop that can be used as either an output or input register to feed input, output, or bidirectional signals. When used with a dedicated clock pin, these registers provide exceptional performance. As inputs, they provide setup times as low as 0.9 ns and hold times of 0 ns. As outputs, these registers provide clock-to-output times as low as 3.0 ns. IOEs provide a variety of features, such as JTAG BST support, slew-rate control, tri-state buffers, and open-drain outputs.

The programmable flipflop in the LE can be configured for D, T, JK, or SR operation. The clock, clear, and preset control signals on the flipflop can be driven by global signals, general-purpose I/O pins, or any internal logic. For combinatorial functions, the flipflop is bypassed and the output of the LUT drives the output of the LE.

The LE has two outputs that drive the interconnect: one drives the local interconnect and the other drives either the row or column FastTrack Interconnect routing structure. The two outputs can be controlled independently. For example, the LUT can drive one output while the register drives the other output. This feature, called register packing, can improve LE utilization because the register and the LUT can be used for unrelated functions.

The FLEX 10KE architecture provides two types of dedicated high-speed data paths that connect adjacent LEs without using local interconnect paths: carry chains and cascade chains. The carry chain supports high-speed counters and adders and the cascade chain implements wide-input functions with minimum delay. Carry and cascade chains connect all LEs in a LAB as well as all LABs in the same row. Intensive use of carry and cascade chains can reduce routing flexibility. Therefore, the use of these chains should be limited to speed-critical portions of a design.

### Carry Chain

The carry chain provides a very fast (as low as 0.2 ns) carry-forward function between LEs. The carry-in signal from a lower-order bit drives forward into the higher-order bit via the carry chain, and feeds into both the LUT and the next portion of the carry chain. This feature allows the FLEX 10KE architecture to implement high-speed counters, adders, and comparators of arbitrary width efficiently. Carry chain logic can be created automatically by the Altera Compiler during design processing, or manually by the designer during design entry. Parameterized functions such as LPM and DesignWare functions automatically take advantage of carry chains.

Carry chains longer than eight LEs are automatically implemented by linking LABs together. For enhanced fitting, a long carry chain skips alternate LABs in a row. A carry chain longer than one LAB skips either from even-numbered LAB to even-numbered LAB, or from odd-numbered LAB to odd-numbered LAB. For example, the last LE of the first LAB in a row carries to the first LE of the third LAB in the row. The carry chain does not cross the EAB at the middle of the row. For instance, in the EPF10K50E device, the carry chain stops at the eighteenth LAB and a new one begins at the nineteenth LAB.

Figure 9 shows how an n-bit full adder can be implemented in n+1 LEs with the carry chain. One portion of the LUT generates the sum of two bits using the input signals and the carry-in signal; the sum is routed to the output of the LE. The register can be bypassed for simple adders or used for an accumulator function. Another portion of the LUT and the carry chain logic generates the carry-out signal, which is routed directly to the carry-in signal of the next-higher-order bit. The final carry-out signal is routed to an LE, where it can be used as a general-purpose signal.





Figure 9. FLEX 10KE Carry Chain Operation (n-Bit Full Adder)

# SameFrame Pin-Outs

FLEX 10KE devices support the SameFrame pin-out feature for FineLine BGA packages. The SameFrame pin-out feature is the arrangement of balls on FineLine BGA packages such that the lower-ball-count packages form a subset of the higher-ball-count packages. SameFrame pin-outs provide the flexibility to migrate not only from device to device within the same package, but also from one package to another. A given printed circuit board (PCB) layout can support multiple device density/package combinations. For example, a single board layout can support a range of devices from an EPF10K30E device in a 256-pin FineLine BGA package to an EPF10K200S device in a 672-pin FineLine BGA package.

The Altera software provides support to design PCBs with SameFrame pin-out devices. Devices can be defined for present and future use. The Altera software generates pin-outs describing how to lay out a board to take advantage of this migration (see Figure 18).

Figure 18. SameFrame Pin-Out Example



256-Pin FineLine BGA Packag (Reduced I/O Count or Logic Requirements) 672-Pin FineLine BGA Package (Increased I/O Count or Logic Requirements)

# ClockLock & ClockBoost Timing Parameters

For the ClockLock and ClockBoost circuitry to function properly, the incoming clock must meet certain requirements. If these specifications are not met, the circuitry may not lock onto the incoming clock, which generates an erroneous clock within the device. The clock generated by the ClockLock and ClockBoost circuitry must also meet certain specifications. If the incoming clock meets these requirements during configuration, the ClockLock and ClockBoost circuitry will lock onto the clock during configuration. The circuit will be ready for use immediately after configuration. Figure 19 shows the incoming and generated clock specifications.

Figure 19. Specifications for Incoming & Generated Clocks

The  $t_l$  parameter refers to the nominal input clock period; the  $t_0$  parameter refers to the nominal output clock period.




Table 17. 32-	Table 17. 32-Bit IDCODE for FLEX 10KE Devices Note (1)										
Device		IDCODE (32 Bits)									
	Version (4 Bits)	Part Number (16 Bits)	Manufacturer's Identity (11 Bits)	1 (1 Bit) (2)							
EPF10K30E	0001	0001 0000 0011 0000	00001101110	1							
EPF10K50E EPF10K50S	0001	0001 0000 0101 0000	00001101110	1							
EPF10K100E	0010	0000 0001 0000 0000	00001101110	1							
EPF10K130E	0001	0000 0001 0011 0000	00001101110	1							
EPF10K200E EPF10K200S	0001	0000 0010 0000 0000	00001101110	1							

#### Notes:

- (1) The most significant bit (MSB) is on the left.
- (2) The least significant bit (LSB) for all JTAG IDCODEs is 1.

FLEX 10KE devices include weak pull-up resistors on the JTAG pins.



For more information, see the following documents:

- Application Note 39 (IEEE Std. 1149.1 (JTAG) Boundary-Scan Testing in Altera Devices)
- BitBlaster Serial Download Cable Data Sheet
- ByteBlasterMV Parallel Port Download Cable Data Sheet
- Jam Programming & Test Language Specification

to Be Driven

Figure 20. FLEX 10KE JTAG Waveforms TMS TDI t<sub>JPSU</sub> TCK t<sub>JPZX</sub> t <sub>JPXZ</sub>  $\mathbf{t}_{\mathsf{JPCO}}$ TDO t<sub>JSH</sub> t<sub>JSSU</sub> Signal to Be Captured t<sub>JSCO</sub>t<sub>JSZX</sub> t<sub>JSXZ</sub> Signal

Figure 20 shows the timing requirements for the JTAG signals.

Table 18 shows the timing parameters and values for FLEX 10KE devices.

Table 18. FLEX 10KE JTAG Timing Parameters & Values									
Symbol	Parameter	Min	Max	Unit					
t <sub>JCP</sub>	TCK clock period	100		ns					
t <sub>JCH</sub>	TCK clock high time	50		ns					
t <sub>JCL</sub>	TCK clock low time	50		ns					
t <sub>JPSU</sub>	JTAG port setup time	20		ns					
t <sub>JPH</sub>	JTAG port hold time	45		ns					
t <sub>JPCO</sub>	JTAG port clock to output		25	ns					
t <sub>JPZX</sub>	JTAG port high impedance to valid output		25	ns					
t <sub>JPXZ</sub>	JTAG port valid output to high impedance		25	ns					
t <sub>JSSU</sub>	Capture register setup time	20		ns					
t <sub>JSH</sub>	Capture register hold time	45		ns					
t <sub>JSCO</sub>	Update register clock to output		35	ns					
t <sub>JSZX</sub>	Update register high impedance to valid output		35	ns					
t <sub>JSXZ</sub>	Update register valid output to high impedance		35	ns					

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>IH</sub>	High-level input voltage		1.7, 0.5 × V <sub>CCIO</sub> (8)		5.75	V
V <sub>IL</sub>	Low-level input voltage		-0.5		0.8, 0.3 × V <sub>CCIO</sub> (8)	V
V <sub>OH</sub>	3.3-V high-level TTL output voltage	$I_{OH} = -8 \text{ mA DC},$ $V_{CCIO} = 3.00 \text{ V } (9)$	2.4			V
	3.3-V high-level CMOS output voltage	$I_{OH} = -0.1 \text{ mA DC},$ $V_{CCIO} = 3.00 \text{ V } (9)$	V <sub>CCIO</sub> – 0.2			V
	3.3-V high-level PCI output voltage	$I_{OH} = -0.5 \text{ mA DC},$ $V_{CCIO} = 3.00 \text{ to } 3.60 \text{ V } (9)$	0.9 × V <sub>CCIO</sub>			V
	2.5-V high-level output voltage	$I_{OH} = -0.1 \text{ mA DC},$ $V_{CCIO} = 2.30 \text{ V } (9)$	2.1			V
		$I_{OH} = -1 \text{ mA DC},$ $V_{CCIO} = 2.30 \text{ V } (9)$	2.0			V
		$I_{OH} = -2 \text{ mA DC},$ $V_{CCIO} = 2.30 \text{ V } (9)$	1.7			V
V <sub>OL</sub>	3.3-V low-level TTL output voltage	I <sub>OL</sub> = 12 mA DC, V <sub>CCIO</sub> = 3.00 V (10)			0.45	V
	3.3-V low-level CMOS output voltage	I <sub>OL</sub> = 0.1 mA DC, V <sub>CCIO</sub> = 3.00 V (10)			0.2	V
	3.3-V low-level PCI output voltage	I <sub>OL</sub> = 1.5 mA DC, V <sub>CCIO</sub> = 3.00 to 3.60 V (10)			0.1 × V <sub>CCIO</sub>	V
	2.5-V low-level output voltage	I <sub>OL</sub> = 0.1 mA DC, V <sub>CCIO</sub> = 2.30 V (10)			0.2	V
		I <sub>OL</sub> = 1 mA DC, V <sub>CCIO</sub> = 2.30 V (10)			0.4	V
		I <sub>OL</sub> = 2 mA DC, V <sub>CCIO</sub> = 2.30 V (10)			0.7	V
I <sub>I</sub>	Input pin leakage current	$V_I = V_{CCIOmax}$ to 0 V (11)	-10		10	μA
I <sub>OZ</sub>	Tri-stated I/O pin leakage current	$V_O = V_{CCIOmax}$ to 0 V (11)	-10		10	μA
I <sub>CC0</sub>	V <sub>CC</sub> supply current (standby)	V <sub>I</sub> = ground, no load, no toggling inputs		5		mA
		V <sub>I</sub> = ground, no load, no toggling inputs (12)		10		mA
R <sub>CONF</sub>	Value of I/O pin pull-	V <sub>CCIO</sub> = 3.0 V (13)	20		50	k¾
	up resistor before and during configuration	V <sub>CCIO</sub> = 2.3 V (13)	30		80	k¾

Figure 26. FLEX 10KE Device IOE Timing Model





Figure 27. FLEX 10KE Device EAB Timing Model



3 Timing Macroparameters Note (1), (6)							
Parameter	Conditions						
EAB address access delay							
EAB asynchronous read cycle time							
EAB synchronous read cycle time							
EAB write pulse width							
EAB asynchronous write cycle time							
EAB synchronous write cycle time							
EAB data-in to data-out valid delay							
EAB clock-to-output delay when using output registers							
EAB data/address setup time before clock when using input register							
EAB data/address hold time after clock when using input register							
EAB WE setup time before clock when using input register							
EAB WE hold time after clock when using input register							
EAB data setup time before falling edge of write pulse when not using input registers							
EAB data hold time after falling edge of write pulse when not using input registers							
EAB address setup time before rising edge of write pulse when not using input registers							
EAB address hold time after falling edge of write pulse when not using input registers							
EAB write enable to data output valid delay							
	Parameter  EAB address access delay  EAB asynchronous read cycle time  EAB synchronous read cycle time  EAB write pulse width  EAB asynchronous write cycle time  EAB synchronous write cycle time  EAB data-in to data-out valid delay  EAB clock-to-output delay when using output registers  EAB data/address setup time before clock when using input register  EAB we setup time before clock when using input register  EAB we hold time after clock when using input register  EAB data setup time before falling edge of write pulse when not using input registers  EAB data hold time after falling edge of write pulse when not using input registers  EAB address setup time before rising edge of write pulse when not using input registers  EAB address setup time before rising edge of write pulse when not using input registers  EAB address hold time after falling edge of write pulse when not using input registers						

Table 34. EPF10K30E Device EAB Internal Timing Macroparameters Note (1)								
Symbol	-1 Spee	d Grade	-2 Spee	-2 Speed Grade		ed Grade	Unit	
	Min	Max	Min	Max	Min	Max		
t <sub>EABAA</sub>		6.4		7.6		8.8	ns	
t <sub>EABRCOMB</sub>	6.4		7.6		8.8		ns	
t <sub>EABRCREG</sub>	4.4		5.1		6.0		ns	
t <sub>EABWP</sub>	2.5		2.9		3.3		ns	
t <sub>EABWCOMB</sub>	6.0		7.0		8.0		ns	
t <sub>EABWCREG</sub>	6.8		7.8		9.0		ns	
t <sub>EABDD</sub>		5.7		6.7		7.7	ns	
t <sub>EABDATA</sub> CO		0.8		0.9		1.1	ns	
t <sub>EABDATASU</sub>	1.5		1.7		2.0		ns	
t <sub>EABDATAH</sub>	0.0		0.0		0.0		ns	
t <sub>EABWESU</sub>	1.3		1.4		1.7		ns	
t <sub>EABWEH</sub>	0.0		0.0		0.0		ns	
t <sub>EABWDSU</sub>	1.5		1.7		2.0		ns	
t <sub>EABWDH</sub>	0.0		0.0		0.0		ns	
t <sub>EABWASU</sub>	3.0		3.6		4.3		ns	
t <sub>EABWAH</sub>	0.5		0.5		0.4		ns	
t <sub>EABWO</sub>		5.1		6.0		6.8	ns	

Table 37. EPF10K30E External Bidirectional Timing Parameters    Notes (1), (2)									
Symbol	-1 Speed Grade		-2 Spee	d Grade	-3 Spee	d Grade	Unit		
	Min	Max	Min	Max	Min	Max			
t <sub>INSUBIDIR</sub> (3)	2.8		3.9		5.2		ns		
t <sub>INHBIDIR</sub> (3)	0.0		0.0		0.0		ns		
t <sub>INSUBIDIR</sub> (4)	3.8		4.9		-		ns		
t <sub>INHBIDIR</sub> (4)	0.0		0.0		_		ns		
t <sub>OUTCOBIDIR</sub> (3)	2.0	4.9	2.0	5.9	2.0	7.6	ns		
t <sub>XZBIDIR</sub> (3)		6.1		7.5		9.7	ns		
t <sub>ZXBIDIR</sub> (3)		6.1		7.5		9.7	ns		
t <sub>OUTCOBIDIR</sub> (4)	0.5	3.9	0.5	4.9	_	_	ns		
t <sub>XZBIDIR</sub> (4)		5.1		6.5		_	ns		
t <sub>ZXBIDIR</sub> (4)		5.1		6.5		_	ns		

## Notes to tables:

- (1) All timing parameters are described in Tables 24 through 30 in this data sheet.
- (2) These parameters are specified by characterization.
- (3) This parameter is measured without the use of the ClockLock or ClockBoost circuits.
- (4) This parameter is measured with the use of the ClockLock or ClockBoost circuits.

Tables 38 through 44 show EPF10K50E device internal and external timing parameters.

Symbol	-1 Spee	ed Grade	-2 Spee	d Grade	-3 Spee	ed Grade	Unit
	Min	Max	Min	Max	Min	Max	
$t_{LUT}$		0.6		0.9		1.3	ns
$t_{CLUT}$		0.5		0.6		0.8	ns
$t_{RLUT}$		0.7		0.8		1.1	ns
t <sub>PACKED</sub>		0.4		0.5		0.6	ns
$t_{EN}$		0.6		0.7		0.9	ns
$t_{CICO}$		0.2		0.2		0.3	ns
t <sub>CGEN</sub>		0.5		0.5		0.8	ns
t <sub>CGENR</sub>		0.2		0.2		0.3	ns
t <sub>CASC</sub>	_	0.8		1.0		1.4	ns
$t_C$	_	0.5		0.6		0.8	ns
$t_{\rm CO}$		0.7		0.7		0.9	ns
t <sub>COMB</sub>		0.5		0.6		0.8	ns
$t_{SU}$	0.7		0.7		0.8		ns

Table 38. EPF10K50E Device LE Timing Microparameters (Part 2 of 2) Note (1)									
Symbol	-1 Speed Grade		-1 Speed Grade -2 Speed Grade		-3 Speed Grade		Unit		
	Min	Max	Min	Max	Min	Max			
$t_H$	0.9		1.0		1.4		ns		
t <sub>PRE</sub>		0.5		0.6		0.8	ns		
t <sub>CLR</sub>		0.5		0.6		0.8	ns		
t <sub>CH</sub>	2.0		2.5		3.0		ns		
$t_{CL}$	2.0		2.5		3.0		ns		

Symbol	-1 Spee	d Grade	-2 Spee	ed Grade	-3 Spee	ed Grade	Unit
	Min	Max	Min	Max	Min	Max	
$t_{IOD}$		2.2		2.4		3.3	ns
t <sub>IOC</sub>		0.3		0.3		0.5	ns
t <sub>IOCO</sub>		1.0		1.0		1.4	ns
$t_{IOCOMB}$		0.0		0.0		0.2	ns
t <sub>IOSU</sub>	1.0		1.2		1.7		ns
$t_{IOH}$	0.3		0.3		0.5		ns
$t_{IOCLR}$		0.9		1.0		1.4	ns
$t_{OD1}$		0.8		0.9		1.2	ns
$t_{OD2}$		0.3		0.4		0.7	ns
$t_{OD3}$		3.0		3.5		3.5	ns
$t_{XZ}$		1.4		1.7		2.3	ns
$t_{ZX1}$		1.4		1.7		2.3	ns
t <sub>ZX2</sub>		0.9		1.2		1.8	ns
t <sub>ZX3</sub>		3.6		4.3		4.6	ns
t <sub>INREG</sub>		4.9		5.8		7.8	ns
t <sub>IOFD</sub>		2.8		3.3		4.5	ns
t <sub>INCOMB</sub>		2.8		3.3		4.5	ns

Table 43. EPF10K50E External Timing Parameters Notes (1), (2)									
Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit		
	Min	Max	Min	Max	Min	Max			
t <sub>DRR</sub>		8.5		10.0		13.5	ns		
t <sub>INSU</sub>	2.7		3.2		4.3		ns		
t <sub>INH</sub>	0.0		0.0		0.0		ns		
t <sub>outco</sub>	2.0	4.5	2.0	5.2	2.0	7.3	ns		
t <sub>PCISU</sub>	3.0		4.2		-		ns		
t <sub>PCIH</sub>	0.0		0.0		-		ns		
t <sub>PCICO</sub>	2.0	6.0	2.0	7.7	-	-	ns		

Table 44. EPF10K50E External Bidirectional Timing Parameters    Notes (1), (2)										
Symbol	-1 Spee	d Grade	-2 Spee	-2 Speed Grade		d Grade	Unit			
	Min	Max	Min	Max	Min	Max				
t <sub>INSUBIDIR</sub>	2.7		3.2		4.3		ns			
t <sub>INHBIDIR</sub>	0.0		0.0		0.0		ns			
t <sub>OUTCOBIDIR</sub>	2.0	4.5	2.0	5.2	2.0	7.3	ns			
t <sub>XZBIDIR</sub>		6.8		7.8		10.1	ns			
t <sub>ZXBIDIR</sub>		6.8		7.8		10.1	ns			

### Notes to tables:

- (1) All timing parameters are described in Tables 24 through 30 in this data sheet.
- (2) These parameters are specified by characterization.

Tables 45 through 51 show EPF10K100E device internal and external timing parameters.

Symbol	-1 Spee	ed Grade	-2 Spee	d Grade	-3 Spee	ed Grade	Unit
	Min	Max	Min	Max	Min	Max	
$t_{LUT}$		0.7		1.0		1.5	ns
t <sub>CLUT</sub>		0.5		0.7		0.9	ns
t <sub>RLUT</sub>		0.6		0.8		1.1	ns
t <sub>PACKED</sub>		0.3		0.4		0.5	ns
$t_{EN}$		0.2		0.3		0.3	ns
t <sub>CICO</sub>		0.1		0.1		0.2	ns
t <sub>CGEN</sub>		0.4		0.5		0.7	ns

Symbol	-1 Spee	ed Grade	-2 Spee	ed Grade	-3 Spee	ed Grade	Unit
	Min	Max	Min	Max	Min	Max	
t <sub>DIN2IOE</sub>		2.8		3.5		4.4	ns
t <sub>DIN2LE</sub>		0.7		1.2		1.6	ns
t <sub>DIN2DATA</sub>		1.6		1.9		2.2	ns
t <sub>DCLK2IOE</sub>		1.6		2.1		2.7	ns
t <sub>DCLK2LE</sub>		0.7		1.2		1.6	ns
t <sub>SAMELAB</sub>		0.1		0.2		0.2	ns
t <sub>SAMEROW</sub>		1.9		3.4		5.1	ns
t <sub>SAMECOLUMN</sub>		0.9		2.6		4.4	ns
t <sub>DIFFROW</sub>		2.8		6.0		9.5	ns
t <sub>TWOROWS</sub>		4.7		9.4		14.6	ns
t <sub>LEPERIPH</sub>		3.1		4.7		6.9	ns
t <sub>LABCARRY</sub>		0.6		0.8		1.0	ns
t <sub>LABCASC</sub>		0.9		1.2		1.6	ns

Table 57. EPF10K130E External Timing Parameters Notes (1), (2)										
Symbol	-1 Speed Grade		-2 Spee	-2 Speed Grade		d Grade	Unit			
	Min	Max	Min	Max	Min	Max				
t <sub>DRR</sub>		9.0		12.0		16.0	ns			
t <sub>INSU</sub> (3)	1.9		2.1		3.0		ns			
t <sub>INH</sub> (3)	0.0		0.0		0.0		ns			
t <sub>оитсо</sub> (3)	2.0	5.0	2.0	7.0	2.0	9.2	ns			
t <sub>INSU</sub> (4)	0.9		1.1		-		ns			
t <sub>INH</sub> (4)	0.0		0.0		-		ns			
t <sub>OUTCO</sub> (4)	0.5	4.0	0.5	6.0	-	-	ns			
t <sub>PCISU</sub>	3.0		6.2		-		ns			
t <sub>PCIH</sub>	0.0		0.0		-		ns			
t <sub>PCICO</sub>	2.0	6.0	2.0	6.9	_	_	ns			

Table 59. EPF10K200E Device LE Timing Microparameters (Part 2 of 2)   Note (1)										
Symbol	-1 Spee	d Grade	d Grade -2 Speed Grade		-3 Speed Grade		Unit			
	Min	Max	Min	Max	Min	Max				
$t_H$	0.9		1.1		1.5		ns			
t <sub>PRE</sub>		0.5		0.6		0.8	ns			
t <sub>CLR</sub>		0.5		0.6		0.8	ns			
t <sub>CH</sub>	2.0		2.5		3.0		ns			
$t_{CL}$	2.0		2.5		3.0		ns			

Table 60. EPF10K200E Device IOE Timing Microparameters Note (1)										
Symbol	-1 Speed Grade		-2 Spee	-2 Speed Grade		ed Grade	Unit			
	Min	Max	Min	Max	Min	Max				
$t_{IOD}$		1.6		1.9		2.6	ns			
$t_{IOC}$		0.3		0.3		0.5	ns			
t <sub>IOCO</sub>		1.6		1.9		2.6	ns			
t <sub>IOCOMB</sub>		0.5		0.6		0.8	ns			
t <sub>IOSU</sub>	0.8		0.9		1.2		ns			
t <sub>IOH</sub>	0.7		0.8		1.1		ns			
t <sub>IOCLR</sub>		0.2		0.2		0.3	ns			
t <sub>OD1</sub>		0.6		0.7		0.9	ns			
t <sub>OD2</sub>		0.1		0.2		0.7	ns			
t <sub>OD3</sub>		2.5		3.0		3.9	ns			
$t_{XZ}$		4.4		5.3		7.1	ns			
t <sub>ZX1</sub>		4.4		5.3		7.1	ns			
$t_{ZX2}$		3.9		4.8		6.9	ns			
$t_{ZX3}$		6.3		7.6		10.1	ns			
t <sub>INREG</sub>		4.8		5.7		7.7	ns			
t <sub>IOFD</sub>		1.5		1.8		2.4	ns			
t <sub>INCOMB</sub>		1.5		1.8		2.4	ns			

Table 64. EPF10K200E External Timing Parameters Notes (1), (2)										
Symbol	-1 Spee	-1 Speed Grade		-2 Speed Grade		d Grade	Unit			
	Min	Max	Min	Max	Min	Max				
t <sub>DRR</sub>		10.0		12.0		16.0	ns			
t <sub>INSU</sub>	2.8		3.4		4.4		ns			
t <sub>INH</sub>	0.0		0.0		0.0		ns			
t <sub>OUTCO</sub>	2.0	4.5	2.0	5.3	2.0	7.8	ns			
t <sub>PCISU</sub>	3.0		6.2		-		ns			
t <sub>PCIH</sub>	0.0		0.0		-		ns			
t <sub>PCICO</sub>	2.0	6.0	2.0	8.9	-	-	ns			

Table 65. EPF10K200E External Bidirectional Timing Parameters    Notes (1), (2)											
Symbol	-1 Spee	d Grade	-2 Spee	-2 Speed Grade		d Grade	Unit				
	Min	Max	Min	Max	Min	Max					
t <sub>INSUBIDIR</sub>	3.0		4.0		5.5		ns				
t <sub>INHBIDIR</sub>	0.0		0.0		0.0		ns				
t <sub>OUTCOBIDIR</sub>	2.0	4.5	2.0	5.3	2.0	7.8	ns				
t <sub>XZBIDIR</sub>		8.1		9.5		13.0	ns				
t <sub>ZXBIDIR</sub>		8.1		9.5		13.0	ns				

### Notes to tables:

- (1) All timing parameters are described in Tables 24 through 30 in this data sheet.
- (2) These parameters are specified by characterization.

Tables 66 through 79 show EPF10K50S and EPF10K200S device external timing parameters.

Table 66. EPF10K50S Device LE Timing Microparameters (Part 1 of 2) Note (1)										
Symbol	-1 Speed Grade		-2 Spee	-2 Speed Grade		d Grade	Unit			
	Min	Max	Min	Max	Min	Max				
$t_{LUT}$		0.6		0.8		1.1	ns			
t <sub>CLUT</sub>		0.5		0.6		0.8	ns			
t <sub>RLUT</sub>		0.6		0.7		0.9	ns			
t <sub>PACKED</sub>		0.2		0.3		0.4	ns			
$t_{EN}$		0.6		0.7		0.9	ns			
t <sub>CICO</sub>		0.1		0.1		0.1	ns			
t <sub>CGEN</sub>		0.4		0.5		0.6	ns			

Table 66. EPF10K50S Device LE Timing Microparameters (Part 2 of 2) Note (1)									
Symbol	-1 Spec	-1 Speed Grade		-2 Speed Grade		d Grade	Unit		
	Min	Max	Min	Max	Min	Max			
t <sub>CGENR</sub>		0.1		0.1		0.1	ns		
t <sub>CASC</sub>		0.5		0.8		1.0	ns		
$t_{\mathbb{C}}$		0.5		0.6		0.8	ns		
$t_{CO}$		0.6		0.6		0.7	ns		
t <sub>COMB</sub>		0.3		0.4		0.5	ns		
$t_{SU}$	0.5		0.6		0.7		ns		
$t_H$	0.5		0.6		0.8		ns		
t <sub>PRE</sub>		0.4		0.5		0.7	ns		
t <sub>CLR</sub>		0.8		1.0		1.2	ns		
t <sub>CH</sub>	2.0		2.5		3.0		ns		
$t_{CL}$	2.0		2.5		3.0		ns		

Table 67. EPF10K50S Device IOE Timing Microparameters   Note (1)										
Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit			
	Min	Max	Min	Max	Min	Max				
$t_{IOD}$		1.3		1.3		1.9	ns			
$t_{IOC}$		0.3		0.4		0.4	ns			
t <sub>IOCO</sub>		1.7		2.1		2.6	ns			
t <sub>IOCOMB</sub>		0.5		0.6		0.8	ns			
t <sub>IOSU</sub>	0.8		1.0		1.3		ns			
t <sub>IOH</sub>	0.4		0.5		0.6		ns			
t <sub>IOCLR</sub>		0.2		0.2		0.4	ns			
t <sub>OD1</sub>		1.2		1.2		1.9	ns			
t <sub>OD2</sub>		0.7		0.8		1.7	ns			
$t_{OD3}$		2.7		3.0		4.3	ns			
$t_{XZ}$		4.7		5.7		7.5	ns			
$t_{ZX1}$		4.7		5.7		7.5	ns			
$t_{ZX2}$		4.2		5.3		7.3	ns			
$t_{ZX3}$		6.2		7.5		9.9	ns			
t <sub>INREG</sub>		3.5		4.2		5.6	ns			
t <sub>IOFD</sub>		1.1		1.3		1.8	ns			
$t_{INCOMB}$		1.1		1.3		1.8	ns			

Table 73. EPF10K200S Device Internal & External Timing Parameters Note (1)									
Symbol	-1 Speed Grade		-2 Spee	-2 Speed Grade		ed Grade	Unit		
	Min	Max	Min	Max	Min	Max			
$t_{LUT}$		0.7		0.8		1.2	ns		
t <sub>CLUT</sub>		0.4		0.5		0.6	ns		
$t_{RLUT}$		0.5		0.7		0.9	ns		
t <sub>PACKED</sub>		0.4		0.5		0.7	ns		
$t_{EN}$		0.6		0.5		0.6	ns		
$t_{CICO}$		0.1		0.2		0.3	ns		
t <sub>CGEN</sub>		0.3		0.4		0.6	ns		
t <sub>CGENR</sub>		0.1		0.2		0.3	ns		
$t_{CASC}$		0.7		0.8		1.2	ns		
$t_{\mathbb{C}}$		0.5		0.6		0.8	ns		
$t_{\rm CO}$		0.5		0.6		0.8	ns		
t <sub>COMB</sub>		0.3		0.6		0.8	ns		
$t_{SU}$	0.4		0.6		0.7		ns		
t <sub>H</sub>	1.0		1.1		1.5		ns		
t <sub>PRE</sub>		0.4		0.6		0.8	ns		
$t_{CLR}$		0.5		0.6		0.8	ns		
t <sub>CH</sub>	2.0		2.5		3.0		ns		
$t_{CL}$	2.0		2.5		3.0		ns		

Table 74. EPF10K200S Device IOE Timing Microparameters (Part 1 of 2) Note (1)									
Symbol	-1 Speed Grade		-2 Spee	-2 Speed Grade		ed Grade	Unit		
	Min	Max	Min	Max	Min	Max			
$t_{IOD}$		1.8		1.9		2.6	ns		
t <sub>IOC</sub>		0.3		0.3		0.5	ns		
t <sub>IOCO</sub>		1.7		1.9		2.6	ns		
t <sub>IOCOMB</sub>		0.5		0.6		0.8	ns		
t <sub>IOSU</sub>	0.8		0.9		1.2		ns		
t <sub>IOH</sub>	0.4		0.8		1.1		ns		
t <sub>IOCLR</sub>		0.2		0.2		0.3	ns		
t <sub>OD1</sub>		1.3		0.7		0.9	ns		
t <sub>OD2</sub>		0.8		0.2		0.4	ns		
t <sub>OD3</sub>		2.9		3.0		3.9	ns		
$t_{XZ}$		5.0		5.3		7.1	ns		
t <sub>ZX1</sub>		5.0		5.3		7.1	ns		