



Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	360
Number of Logic Elements/Cells	2880
Total RAM Bits	40960
Number of I/O	189
Number of Gates	199000
Voltage - Supply	2.3V ~ 2.7V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 70°C (TA)
Package / Case	240-BFQFP
Supplier Device Package	240-PQFP (32x32)
Purchase URL	https://www.e-xfl.com/product-detail/intel/epf10k50eqc240-3n

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table 2. FLEX 10KE Device Features										
Feature	EPF10K100E (2)	EPF10K130E	EPF10K200E EPF10K200S							
Typical gates (1)	100,000	130,000	200,000							
Maximum system gates	257,000	342,000	513,000							
Logic elements (LEs)	4,992	6,656	9,984							
EABs	12	16	24							
Total RAM bits	49,152	65,536	98,304							
Maximum user I/O pins	338	413	470							

- (1) The embedded IEEE Std. 1149.1 JTAG circuitry adds up to 31,250 gates in addition to the listed typical or maximum system gates.
- (2) New EPF10K100B designs should use EPF10K100E devices.

...and More Features

- Fabricated on an advanced process and operate with a 2.5-V internal supply voltage
- In-circuit reconfigurability (ICR) via external configuration devices, intelligent controller, or JTAG port
- ClockLockTM and ClockBoostTM options for reduced clock delay/skew and clock multiplication
- Built-in low-skew clock distribution trees
- 100% functional testing of all devices; test vectors or scan chains are not required
- Pull-up on I/O pins before and during configuration

■ Flexible interconnect

- FastTrack® Interconnect continuous routing structure for fast, predictable interconnect delays
- Dedicated carry chain that implements arithmetic functions such as fast adders, counters, and comparators (automatically used by software tools and megafunctions)
- Dedicated cascade chain that implements high-speed, high-fan-in logic functions (automatically used by software tools and megafunctions)
- Tri-state emulation that implements internal tri-state buses
- Up to six global clock signals and four global clear signals

■ Powerful I/O pins

- Individual tri-state output enable control for each pin
- Open-drain option on each I/O pin
- Programmable output slew-rate control to reduce switching noise
- Clamp to V_{CCIO} user-selectable on a pin-by-pin basis
- Supports hot-socketing

Table 4. FLEX	Table 4. FLEX 10KE Package Sizes												
Device	144- Pin TQFP	208-Pin PQFP	240-Pin PQFP RQFP	256-Pin FineLine BGA	356- Pin BGA	484-Pin FineLine BGA	599-Pin PGA	600- Pin BGA	672-Pin FineLine BGA				
Pitch (mm)	0.50	0.50	0.50	1.0	1.27	1.0	-	1.27	1.0				
Area (mm²)	484	936	1,197	289	1,225	529	3,904	2,025	729				
$\begin{array}{c} \text{Length} \times \text{width} \\ \text{(mm} \times \text{mm)} \end{array}$	22 × 22	30.6 × 30.6	34.6 × 34.6	17×17	35×35	23 × 23	62.5 × 62.5	45×45	27 × 27				

General Description

Altera FLEX 10KE devices are enhanced versions of FLEX 10K devices. Based on reconfigurable CMOS SRAM elements, the FLEX architecture incorporates all features necessary to implement common gate array megafunctions. With up to 200,000 typical gates, FLEX 10KE devices provide the density, speed, and features to integrate entire systems, including multiple 32-bit buses, into a single device.

The ability to reconfigure FLEX 10KE devices enables 100% testing prior to shipment and allows the designer to focus on simulation and design verification. FLEX 10KE reconfigurability eliminates inventory management for gate array designs and generation of test vectors for fault coverage.

Table 5 shows FLEX 10KE performance for some common designs. All performance values were obtained with Synopsys DesignWare or LPM functions. Special design techniques are not required to implement the applications; the designer simply infers or instantiates a function in a Verilog HDL, VHDL, Altera Hardware Description Language (AHDL), or schematic design file.

Figure 9 shows how an n-bit full adder can be implemented in n+1 LEs with the carry chain. One portion of the LUT generates the sum of two bits using the input signals and the carry-in signal; the sum is routed to the output of the LE. The register can be bypassed for simple adders or used for an accumulator function. Another portion of the LUT and the carry chain logic generates the carry-out signal, which is routed directly to the carry-in signal of the next-higher-order bit. The final carry-out signal is routed to an LE, where it can be used as a general-purpose signal.




Figure 9. FLEX 10KE Carry Chain Operation (n-Bit Full Adder)

LE Operating Modes

The FLEX 10KE LE can operate in the following four modes:

- Normal mode
- Arithmetic mode
- Up/down counter mode
- Clearable counter mode

Each of these modes uses LE resources differently. In each mode, seven available inputs to the LE—the four data inputs from the LAB local interconnect, the feedback from the programmable register, and the carry-in and cascade-in from the previous LE—are directed to different destinations to implement the desired logic function. Three inputs to the LE provide clock, clear, and preset control for the register. The Altera software, in conjunction with parameterized functions such as LPM and DesignWare functions, automatically chooses the appropriate mode for common functions such as counters, adders, and multipliers. If required, the designer can also create special-purpose functions that use a specific LE operating mode for optimal performance.

The architecture provides a synchronous clock enable to the register in all four modes. The Altera software can set DATA1 to enable the register synchronously, providing easy implementation of fully synchronous designs.

Normal Mode

The normal mode is suitable for general logic applications and wide decoding functions that can take advantage of a cascade chain. In normal mode, four data inputs from the LAB local interconnect and the carry-in are inputs to a four-input LUT. The Altera Compiler automatically selects the carry-in or the DATA3 signal as one of the inputs to the LUT. The LUT output can be combined with the cascade-in signal to form a cascade chain through the cascade-out signal. Either the register or the LUT can be used to drive both the local interconnect and the FastTrack Interconnect routing structure at the same time.

The LUT and the register in the LE can be used independently (register packing). To support register packing, the LE has two outputs; one drives the local interconnect, and the other drives the FastTrack Interconnect routing structure. The DATA4 signal can drive the register directly, allowing the LUT to compute a function that is independent of the registered signal; a three-input function can be computed in the LUT, and a fourth independent signal can be registered. Alternatively, a four-input function can be generated, and one of the inputs to this function can be used to drive the register. The register in a packed LE can still use the clock enable, clear, and preset signals in the LE. In a packed LE, the register can drive the FastTrack Interconnect routing structure while the LUT drives the local interconnect, or vice versa.

Arithmetic Mode

The arithmetic mode offers 2 three-input LUTs that are ideal for implementing adders, accumulators, and comparators. One LUT computes a three-input function; the other generates a carry output. As shown in Figure 11 on page 22, the first LUT uses the carry-in signal and two data inputs from the LAB local interconnect to generate a combinatorial or registered output. For example, in an adder, this output is the sum of three signals: a, b, and carry-in. The second LUT uses the same three signals to generate a carry-out signal, thereby creating a carry chain. The arithmetic mode also supports simultaneous use of the cascade chain.

Up/Down Counter Mode

The up/down counter mode offers counter enable, clock enable, synchronous up/down control, and data loading options. These control signals are generated by the data inputs from the LAB local interconnect, the carry-in signal, and output feedback from the programmable register. Use 2 three-input LUTs: one generates the counter data, and the other generates the fast carry bit. A 2-to-1 multiplexer provides synchronous loading. Data can also be loaded asynchronously with the clear and preset register control signals without using the LUT resources.

Peripheral Control Signal	EPF10K100E	EPF10K130E	EPF10K200E EPF10K200S
OE0	Row A	Row C	Row G
OE1	Row C	Row E	Row I
OE2	Row E	Row G	Row K
OE3	Row L	Row N	Row R
OE4	Row I	Row K	Row O
OE5	Row K	Row M	Row Q
CLKENA0/CLK0/GLOBAL0	Row F	Row H	Row L
CLKENA1/OE6/GLOBAL1	Row D	Row F	Row J
CLKENA2/CLR0	Row B	Row D	Row H
CLKENA3/OE7/GLOBAL2	Row H	Row J	Row N
CLKENA4/CLR1	Row J	Row L	Row P
CLKENA5/CLK1/GLOBAL3	Row G	Row I	Row M

Signals on the peripheral control bus can also drive the four global signals, referred to as <code>GLOBALO</code> through <code>GLOBALO</code> in Tables 8 and 9. An internally generated signal can drive a global signal, providing the same low-skew, low-delay characteristics as a signal driven by an input pin. An LE drives the global signal by driving a row line that drives the peripheral bus, which then drives the global signal. This feature is ideal for internally generated clear or clock signals with high fan-out. However, internally driven global signals offer no advantage over the general-purpose interconnect for routing data signals. The dedicated input pin should be driven to a known logic state (such as ground) and not be allowed to float.


The chip-wide output enable pin is an active-high pin (DEV_OE) that can be used to tri-state all pins on the device. This option can be set in the Altera software. On EPF10K50E and EPF10K200E devices, the built-in I/O pin pull-up resistors (which are active during configuration) are active when the chip-wide output enable pin is asserted. The registers in the IOE can also be reset by the chip-wide reset pin.

SameFrame Pin-Outs

FLEX 10KE devices support the SameFrame pin-out feature for FineLine BGA packages. The SameFrame pin-out feature is the arrangement of balls on FineLine BGA packages such that the lower-ball-count packages form a subset of the higher-ball-count packages. SameFrame pin-outs provide the flexibility to migrate not only from device to device within the same package, but also from one package to another. A given printed circuit board (PCB) layout can support multiple device density/package combinations. For example, a single board layout can support a range of devices from an EPF10K30E device in a 256-pin FineLine BGA package to an EPF10K200S device in a 672-pin FineLine BGA package.

The Altera software provides support to design PCBs with SameFrame pin-out devices. Devices can be defined for present and future use. The Altera software generates pin-outs describing how to lay out a board to take advantage of this migration (see Figure 18).

Figure 18. SameFrame Pin-Out Example



256-Pin FineLine BGA Packag (Reduced I/O Count or Logic Reguirements) 672-Pin FineLine BGA Package (Increased I/O Count or Logic Requirements)

Table 23. FLEX 10KE Device Capacitance Note (14)										
Symbol	Parameter	Conditions	Min	Max	Unit					
C _{IN}	Input capacitance	V _{IN} = 0 V, f = 1.0 MHz		10	pF					
C _{INCLK}	Input capacitance on dedicated clock pin	V _{IN} = 0 V, f = 1.0 MHz		12	pF					
C _{OUT}	Output capacitance	V _{OUT} = 0 V, f = 1.0 MHz		10	pF					

- (1) See the Operating Requirements for Altera Devices Data Sheet.
- (2) Minimum DC input voltage is -0.5 V. During transitions, the inputs may undershoot to -2.0 V for input currents less than 100 mA and periods shorter than 20 ns.
- (3) Numbers in parentheses are for industrial-temperature-range devices.
- (4) Maximum V_{CC} rise time is 100 ms, and V_{CC} must rise monotonically.
- (5) All pins, including dedicated inputs, clock, I/O, and JTAG pins, may be driven before V_{CCINT} and V_{CCIO} are powered.
- (6) Typical values are for $T_A = 25^{\circ}$ C, $V_{CCINT} = 2.5$ V, and $V_{CCIO} = 2.5$ V or 3.3 V.
- (7) These values are specified under the FLEX 10KE Recommended Operating Conditions shown in Tables 20 and 21.
- (8) The FLEX 10KE input buffers are compatible with 2.5-V, 3.3-V (LVTTL and LVCMOS), and 5.0-V TTL and CMOS signals. Additionally, the input buffers are 3.3-V PCI compliant when V_{CCIO} and V_{CCINT} meet the relationship shown in Figure 22.
- (9) The I_{OH} parameter refers to high-level TTL, PCI, or CMOS output current.
- (10) The I_{OL} parameter refers to low-level TTL, PCI, or CMOS output current. This parameter applies to open-drain pins as well as output pins.
- (11) This value is specified for normal device operation. The value may vary during power-up.
- (12) This parameter applies to -1 speed-grade commercial-temperature devices and -2 speed-grade-industrial temperature devices.
- (13) Pin pull-up resistance values will be lower if the pin is driven higher than V_{CCIO} by an external source.
- (14) Capacitance is sample-tested only.

Figure 25. FLEX 10KE Device LE Timing Model




Table 28. Inte	rconnect Timing Microparameters Note (1)						
Symbol	Symbol Parameter						
t _{DIN2IOE}	Delay from dedicated input pin to IOE control input	(7)					
t _{DIN2LE}	Delay from dedicated input pin to LE or EAB control input	(7)					
t _{DCLK2IOE}	Delay from dedicated clock pin to IOE clock	(7)					
t _{DCLK2LE}	Delay from dedicated clock pin to LE or EAB clock	(7)					
t _{DIN2DATA}	Delay from dedicated input or clock to LE or EAB data	(7)					
t _{SAMELAB}	Routing delay for an LE driving another LE in the same LAB						
t _{SAMEROW}	Routing delay for a row IOE, LE, or EAB driving a row IOE, LE, or EAB in the same row	(7)					
t _{SAME} COLUMN	Routing delay for an LE driving an IOE in the same column	(7)					
t _{DIFFROW}	Routing delay for a column IOE, LE, or EAB driving an LE or EAB in a different row	(7)					
t _{TWOROWS}	Routing delay for a row IOE or EAB driving an LE or EAB in a different row	(7)					
t _{LEPERIPH}	Routing delay for an LE driving a control signal of an IOE via the peripheral control bus	(7)					
t _{LABCARRY}	Routing delay for the carry-out signal of an LE driving the carry-in signal of a different LE in a different LAB						
t _{LABCASC}	Routing delay for the cascade-out signal of an LE driving the cascade-in signal of a different LE in a different LAB						

Table 29. External Timing Parameters									
Symbol	Parameter	Conditions							
t _{DRR}	Register-to-register delay via four LEs, three row interconnects, and four local interconnects	(8)							
t _{INSU}	Setup time with global clock at IOE register	(9)							
t _{INH}	Hold time with global clock at IOE register	(9)							
tоитсо	Clock-to-output delay with global clock at IOE register	(9)							
t _{PCISU}	Setup time with global clock for registers used in PCI designs	(9),(10)							
t _{PCIH}	Hold time with global clock for registers used in PCI designs	(9),(10)							
t _{PCICO}	Clock-to-output delay with global clock for registers used in PCI designs	(9),(10)							

Symbol	-1 Spee	d Grade	-2 Spee	d Grade	-3 Spee	ed Grade	Unit
	Min	Max	Min	Max	Min	Max	
t _{EABDATA1}		1.7		2.0		2.3	ns
t _{EABDATA1}		0.6		0.7		0.8	ns
t _{EABWE1}		1.1		1.3		1.4	ns
t _{EABWE2}		0.4		0.4		0.5	ns
t _{EABRE1}		0.8		0.9		1.0	ns
t _{EABRE2}		0.4		0.4		0.5	ns
t _{EABCLK}		0.0		0.0		0.0	ns
t _{EABCO}		0.3		0.3		0.4	ns
t _{EABBYPASS}		0.5		0.6		0.7	ns
t _{EABSU}	0.9		1.0		1.2		ns
t _{EABH}	0.4		0.4		0.5		ns
t _{EABCLR}	0.3		0.3		0.3		ns
t_{AA}		3.2		3.8		4.4	ns
t_{WP}	2.5		2.9		3.3		ns
t_{RP}	0.9		1.1		1.2		ns
t _{WDSU}	0.9		1.0		1.1		ns
t _{WDH}	0.1		0.1		0.1		ns
t _{WASU}	1.7		2.0		2.3		ns
t _{WAH}	1.8		2.1		2.4		ns
t _{RASU}	3.1		3.7		4.2		ns
t _{RAH}	0.2		0.2		0.2		ns
t _{WO}		2.5		2.9		3.3	ns
t _{DD}		2.5		2.9		3.3	ns
t _{EABOUT}		0.5		0.6		0.7	ns
t _{EABCH}	1.5		2.0		2.3		ns
t _{EABCL}	2.5		2.9		3.3		ns

Table 43. EPF10K50E External Timing Parameters Notes (1), (2)											
Symbol	-1 Speed Grade -2 Speed Grade -3 Speed Grade		-1 Speed Grade		d Grade	Unit					
	Min	Max	Min	Max	Min	Max					
t _{DRR}		8.5		10.0		13.5	ns				
t _{INSU}	2.7		3.2		4.3		ns				
t _{INH}	0.0		0.0		0.0		ns				
t _{outco}	2.0	4.5	2.0	5.2	2.0	7.3	ns				
t _{PCISU}	3.0		4.2		-		ns				
t _{PCIH}	0.0		0.0		-		ns				
t _{PCICO}	2.0	6.0	2.0	7.7	-	-	ns				

Table 44. EPF10K50E External Bidirectional Timing Parameters Notes (1), (2)											
Symbol	-1 Speed Grade		-1 Speed Grade -2 Speed Grade		-3 Spee	d Grade	Unit				
	Min	Max	Min	Max	Min	Max					
t _{INSUBIDIR}	2.7		3.2		4.3		ns				
t _{INHBIDIR}	0.0		0.0		0.0		ns				
t _{OUTCOBIDIR}	2.0	4.5	2.0	5.2	2.0	7.3	ns				
t _{XZBIDIR}		6.8		7.8		10.1	ns				
t _{ZXBIDIR}		6.8		7.8		10.1	ns				

- (1) All timing parameters are described in Tables 24 through 30 in this data sheet.
- (2) These parameters are specified by characterization.

Tables 45 through 51 show EPF10K100E device internal and external timing parameters.

Symbol	-1 Spee	ed Grade	-2 Speed Grade		-3 Speed Grade		Unit
	Min	Max	Min	Max	Min	Max	
t_{LUT}		0.7		1.0		1.5	ns
t _{CLUT}		0.5		0.7		0.9	ns
t _{RLUT}		0.6		0.8		1.1	ns
t _{PACKED}		0.3		0.4		0.5	ns
t_{EN}		0.2		0.3		0.3	ns
t _{CICO}		0.1		0.1		0.2	ns
t _{CGEN}		0.4		0.5		0.7	ns

Table 53. EPF10K130E Device IOE Timing Microparameters Note (1)										
Symbol	-1 Speed Grade		-2 Spee	-2 Speed Grade		d Grade	Unit			
	Min	Max	Min	Max	Min	Max				
t _{OD3}		4.0		5.6		7.5	ns			
t_{XZ}		2.8		4.1		5.5	ns			
t_{ZX1}		2.8		4.1		5.5	ns			
t_{ZX2}		2.8		4.1		5.5	ns			
t_{ZX3}		4.0		5.6		7.5	ns			
t _{INREG}		2.5		3.0		4.1	ns			
t _{IOFD}		0.4		0.5		0.6	ns			
t _{INCOMB}		0.4		0.5		0.6	ns			

Table 54. EPF10	K130E Devic	e EAB Interna	al Micropara	ameters (Pa	art 1 of 2)	Note (1)	
Symbol	-1 Spec	ed Grade	-2 Spee	ed Grade	-3 Spec	ed Grade	Unit
	Min	Max	Min	Max	Min	Max	
t _{EABDATA1}		1.5		2.0		2.6	ns
t _{EABDATA2}		0.0		0.0		0.0	ns
t _{EABWE1}		1.5		2.0		2.6	ns
t _{EABWE2}		0.3		0.4		0.5	ns
t _{EABRE1}		0.3		0.4		0.5	ns
t _{EABRE2}		0.0		0.0		0.0	ns
t _{EABCLK}		0.0		0.0		0.0	ns
t _{EABCO}		0.3		0.4		0.5	ns
t _{EABBYPASS}		0.1		0.1		0.2	ns
t _{EABSU}	0.8		1.0		1.4		ns
t _{EABH}	0.1		0.2		0.2		ns
t _{EABCLR}	0.3		0.4		0.5		ns
t_{AA}		4.0		5.0		6.6	ns
t_{WP}	2.7		3.5		4.7		ns
t _{RP}	1.0		1.3		1.7		ns
t _{WDSU}	1.0		1.3		1.7		ns
t_{WDH}	0.2		0.2		0.3		ns
t _{WASU}	1.6		2.1		2.8		ns
t _{WAH}	1.6		2.1		2.8		ns
t _{RASU}	3.0		3.9		5.2		ns
t _{RAH}	0.1		0.1		0.2		ns
t_{WO}		1.5		2.0		2.6	ns

Symbol	-1 Spee	ed Grade	-2 Spee	d Grade	-3 Spee	ed Grade	Unit	
	Min	Max	Min	Max	Min	Max		
t _{INSUBIDIR} (3)	2.2		2.4		3.2		ns	
t _{INHBIDIR} (3)	0.0		0.0		0.0		ns	
t _{INSUBIDIR} (4)	2.8		3.0		-		ns	
t _{INHBIDIR} (4)	0.0		0.0		-		ns	
t _{OUTCOBIDIR} (3)	2.0	5.0	2.0	7.0	2.0	9.2	ns	
t _{XZBIDIR} (3)		5.6		8.1		10.8	ns	
t _{ZXBIDIR} (3)		5.6		8.1		10.8	ns	
toutcobidir (4)	0.5	4.0	0.5	6.0	-	_	ns	
t _{XZBIDIR} (4)		4.6		7.1		-	ns	
t _{ZXBIDIR} (4)		4.6		7.1		-	ns	

- (1) All timing parameters are described in Tables 24 through 30 in this data sheet.
- (2) These parameters are specified by characterization.
- (3) This parameter is measured without the use of the ClockLock or ClockBoost circuits.
- (4) This parameter is measured with the use of the ClockLock or ClockBoost circuits.

Tables 59 through 65 show EPF10K200E device internal and external timing parameters.

Symbol	-1 Spee	ed Grade	-2 Spee	ed Grade	-3 Spee	-3 Speed Grade	
	Min	Max	Min	Max	Min	Max	
t _{LUT}		0.7		0.8		1.2	ns
t _{CLUT}		0.4		0.5		0.6	ns
t _{RLUT}		0.6		0.7		0.9	ns
t _{PACKED}		0.3		0.5		0.7	ns
t_{EN}		0.4		0.5		0.6	ns
t _{CICO}		0.2		0.2		0.3	ns
t _{CGEN}		0.4		0.4		0.6	ns
t _{CGENR}		0.2		0.2		0.3	ns
t _{CASC}		0.7		0.8		1.2	ns
t_{C}		0.5		0.6		0.8	ns
t _{CO}		0.5		0.6		0.8	ns
t _{COMB}		0.4		0.6		0.8	ns
t_{SU}	0.4		0.6		0.7		ns

Table 66. EPF10K50S Device LE Timing Microparameters (Part 2 of 2) Note (1)								
Symbol	-1 Spec	-1 Speed Grade		d Grade	-3 Spec	d Grade	Unit	
	Min	Max	Min	Max	Min	Max		
t _{CGENR}		0.1		0.1		0.1	ns	
t _{CASC}		0.5		0.8		1.0	ns	
$t_{\mathbb{C}}$		0.5		0.6		0.8	ns	
t_{CO}		0.6		0.6		0.7	ns	
t _{COMB}		0.3		0.4		0.5	ns	
t_{SU}	0.5		0.6		0.7		ns	
t_H	0.5		0.6		0.8		ns	
t _{PRE}		0.4		0.5		0.7	ns	
t _{CLR}		0.8		1.0		1.2	ns	
t _{CH}	2.0		2.5		3.0		ns	
t_{CL}	2.0		2.5		3.0		ns	

Table 67. EPF10K50S Device IOE Timing Microparameters Note (1)								
Symbol	-1 Spec	ed Grade	-2 Spee	ed Grade	-3 Spec	ed Grade	Unit	
	Min	Max	Min	Max	Min	Max		
t_{IOD}		1.3		1.3		1.9	ns	
t_{IOC}		0.3		0.4		0.4	ns	
t _{IOCO}		1.7		2.1		2.6	ns	
t _{IOCOMB}		0.5		0.6		0.8	ns	
t _{IOSU}	0.8		1.0		1.3		ns	
t _{IOH}	0.4		0.5		0.6		ns	
t _{IOCLR}		0.2		0.2		0.4	ns	
t _{OD1}		1.2		1.2		1.9	ns	
t _{OD2}		0.7		0.8		1.7	ns	
t_{OD3}		2.7		3.0		4.3	ns	
t_{XZ}		4.7		5.7		7.5	ns	
t_{ZX1}		4.7		5.7		7.5	ns	
t_{ZX2}		4.2		5.3		7.3	ns	
t_{ZX3}		6.2		7.5		9.9	ns	
t _{INREG}		3.5		4.2		5.6	ns	
t _{IOFD}		1.1		1.3		1.8	ns	
t _{INCOMB}		1.1		1.3		1.8	ns	

Symbol	-1 Spec	d Grade	-2 Spee	d Grade	-3 Speed Grade		Unit
	Min	Max	Min	Max	Min	Max	
t _{DRR}		8.0		9.5		12.5	ns
t _{INSU} (2)	2.4		2.9		3.9		ns
t _{INH} (2)	0.0		0.0		0.0		ns
t _{оитсо} (2)	2.0	4.3	2.0	5.2	2.0	7.3	ns
t _{INSU} (3)	2.4		2.9				ns
t _{INH} (3)	0.0		0.0				ns
t _{оитсо} (3)	0.5	3.3	0.5	4.1			ns
t _{PCISU}	2.4		2.9		_		ns
t _{PCIH}	0.0		0.0		_		ns
t _{PCICO}	2.0	6.0	2.0	7.7	_	-	ns

Symbol	-1 Spee	ed Grade	-2 Spee	ed Grade	-3 Spee	ed Grade	Unit
	Min	Max	Min	Max	Min	Max	
t _{INSUBIDIR} (2)	2.7		3.2		4.3		ns
t _{INHBIDIR} (2)	0.0		0.0		0.0		ns
t _{INHBIDIR} (3)	0.0		0.0		-		ns
t _{INSUBIDIR} (3)	3.7		4.2		-		ns
toutcobidir (2)	2.0	4.5	2.0	5.2	2.0	7.3	ns
t _{XZBIDIR} (2)		6.8		7.8		10.1	ns
t _{ZXBIDIR} (2)		6.8		7.8		10.1	ns
toutcobidir (3)	0.5	3.5	0.5	4.2	-	-	
xzbidir (3)		6.8		8.4		-	ns
t _{ZXBIDIR} (3)		6.8		8.4		_	ns

- All timing parameters are described in Tables 24 through 30. This parameter is measured without use of the ClockLock or ClockBoost circuits.
- This parameter is measured with use of the ClockLock or ClockBoost circuits (3)

Table 77. EPF10K.	Table 77. EPF10K200S Device Interconnect Timing Microparameters (Part 2 of 2) Note (1)							
Symbol	-1 Speed Grade		-2 Spee	d Grade	-3 Speed Grade Unit		Unit	
	Min	Max	Min	Max	Min	Max		
t _{LABCASC}		0.5		1.0		1.4	ns	

Symbol	-1 Snee	ed Grade	-2 Snee	d Grade	Grade -3 Speed Grade		Unit
	Min	Max	Min	Max	Min	Max	Oiiit
t _{DRR}		9.0		12.0		16.0	ns
t _{INSU} (2)	3.1		3.7		4.7		ns
t _{INH} (2)	0.0		0.0		0.0		ns
t _{оитсо} (2)	2.0	3.7	2.0	4.4	2.0	6.3	ns
t _{INSU} (3)	2.1		2.7		_		ns
t _{INH} (3)	0.0		0.0				ns
t _{outco(3)}	0.5	2.7	0.5	3.4	-	-	ns
t _{PCISU}	3.0		4.2		_		ns
t _{PCIH}	0.0		0.0		-		ns
t _{PCICO}	2.0	6.0	2.0	8.9	_	-	ns

Symbol	-1 Spee	ed Grade	-2 Spee	d Grade	-3 Spee	ed Grade	Unit
	Min	Max	Min	Max	Min	Max	
t _{INSUBIDIR} (2)	2.3		3.4		4.4		ns
t _{INHBIDIR} (2)	0.0		0.0		0.0		ns
t _{INSUBIDIR} (3)	3.3		4.4		-		ns
t _{INHBIDIR} (3)	0.0		0.0		-		ns
toutcobidir (2)	2.0	3.7	2.0	4.4	2.0	6.3	ns
t _{XZBIDIR} (2)		6.9		7.6		9.2	ns
t _{ZXBIDIR} (2)		5.9		6.6		_	ns
t _{OUTCOBIDIR} (3)	0.5	2.7	0.5	3.4	-	-	ns
t _{XZBIDIR} (3)		6.9		7.6		9.2	ns
t _{ZXBIDIR} (3)		5.9		6.6		_	ns

- All timing parameters are described in Tables 24 through 30 in this data sheet. This parameter is measured without the use of the ClockLock or ClockBoost circuits. (2)
- (3) This parameter is measured with the use of the ClockLock or ClockBoost circuits.

Power Consumption

The supply power (P) for FLEX 10KE devices can be calculated with the following equation:

$$P = P_{INT} + P_{IO} = (I_{CCSTANDBY} + I_{CCACTIVE}) \times V_{CC} + P_{IO}$$

The $I_{CCACTIVE}$ value depends on the switching frequency and the application logic. This value is calculated based on the amount of current that each LE typically consumes. The P_{IO} value, which depends on the device output load characteristics and switching frequency, can be calculated using the guidelines given in *Application Note 74 (Evaluating Power for Altera Devices)*.

Compared to the rest of the device, the embedded array consumes a negligible amount of power. Therefore, the embedded array can be ignored when calculating supply current.

The I_{CCACTIVE} value can be calculated with the following equation:

$$I_{CCACTIVE} = K \times f_{\boldsymbol{MAX}} \times N \times \boldsymbol{tog_{LC}} \times \frac{\mu A}{MHz \times LE}$$

Where:

f_{MAX} = Maximum operating frequency in MHz N = Total number of LEs used in the device

tog_{LC} = Average percent of LEs toggling at each clock

(typically 12.5%)

K = Constant

Table 80 provides the constant (K) values for FLEX 10KE devices.


Table 80. FLEX 10KE K Constant Values						
Device	K Value					
EPF10K30E	4.5					
EPF10K50E	4.8					
EPF10K50S	4.5					
EPF10K100E	4.5					
EPF10K130E	4.6					
EPF10K200E	4.8					
EPF10K200S	4.6					

This calculation provides an I_{CC} estimate based on typical conditions with no output load. The actual I_{CC} should be verified during operation because this measurement is sensitive to the actual pattern in the device and the environmental operating conditions.

To better reflect actual designs, the power model (and the constant K in the power calculation equations) for continuous interconnect FLEX devices assumes that LEs drive FastTrack Interconnect channels. In contrast, the power model of segmented FPGAs assumes that all LEs drive only one short interconnect segment. This assumption may lead to inaccurate results when compared to measured power consumption for actual designs in segmented FPGAs.

Figure 31 shows the relationship between the current and operating frequency of FLEX 10KE devices.

Figure 31. FLEX 10KE I_{CCACTIVE} vs. Operating Frequency (Part 1 of 2)



During initialization, which occurs immediately after configuration, the device resets registers, enables I/O pins, and begins to operate as a logic device. The I/O pins are tri-stated during power-up, and before and during configuration. Together, the configuration and initialization processes are called *command mode*; normal device operation is called *user mode*.

SRAM configuration elements allow FLEX 10KE devices to be reconfigured in-circuit by loading new configuration data into the device. Real-time reconfiguration is performed by forcing the device into command mode with a device pin, loading different configuration data, reinitializing the device, and resuming user-mode operation. The entire reconfiguration process requires less than 85 ms and can be used to reconfigure an entire system dynamically. In-field upgrades can be performed by distributing new configuration files.

Before and during configuration, all I/O pins (except dedicated inputs, clock, or configuration pins) are pulled high by a weak pull-up resistor.

Programming Files

Despite being function- and pin-compatible, FLEX 10KE devices are not programming- or configuration file-compatible with FLEX 10K or FLEX 10KA devices. A design therefore must be recompiled before it is transferred from a FLEX 10K or FLEX 10KA device to an equivalent FLEX 10KE device. This recompilation should be performed both to create a new programming or configuration file and to check design timing in FLEX 10KE devices, which has different timing characteristics than FLEX 10K or FLEX 10KA devices.

FLEX 10KE devices are generally pin-compatible with equivalent FLEX 10KA devices. In some cases, FLEX 10KE devices have fewer I/O pins than the equivalent FLEX 10KA devices. Table 81 shows which FLEX 10KE devices have fewer I/O pins than equivalent FLEX 10KA devices. However, power, ground, JTAG, and configuration pins are the same on FLEX 10KA and FLEX 10KE devices, enabling migration from a FLEX 10KA design to a FLEX 10KE design.