



Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	360
Number of Logic Elements/Cells	2880
Total RAM Bits	40960
Number of I/O	147
Number of Gates	199000
Voltage - Supply	2.3V ~ 2.7V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 85°C (TA)
Package / Case	208-BFQFP
Supplier Device Package	208-PQFP (28x28)
Purchase URL	https://www.e-xfl.com/product-detail/intel/epf10k50eqi208-3

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table 2. FLEX 10KE Device Features									
Feature	EPF10K100E (2)	EPF10K130E	EPF10K200E EPF10K200S						
Typical gates (1)	100,000	130,000	200,000						
Maximum system gates	257,000	342,000	513,000						
Logic elements (LEs)	4,992	6,656	9,984						
EABs	12	16	24						
Total RAM bits	49,152	65,536	98,304						
Maximum user I/O pins	338	413	470						

Note to tables:

- (1) The embedded IEEE Std. 1149.1 JTAG circuitry adds up to 31,250 gates in addition to the listed typical or maximum system gates.
- (2) New EPF10K100B designs should use EPF10K100E devices.

...and More Features

- Fabricated on an advanced process and operate with a 2.5-V internal supply voltage
- In-circuit reconfigurability (ICR) via external configuration devices, intelligent controller, or JTAG port
- ClockLockTM and ClockBoostTM options for reduced clock delay/skew and clock multiplication
- Built-in low-skew clock distribution trees
- 100% functional testing of all devices; test vectors or scan chains are not required
- Pull-up on I/O pins before and during configuration

■ Flexible interconnect

- FastTrack® Interconnect continuous routing structure for fast, predictable interconnect delays
- Dedicated carry chain that implements arithmetic functions such as fast adders, counters, and comparators (automatically used by software tools and megafunctions)
- Dedicated cascade chain that implements high-speed, high-fan-in logic functions (automatically used by software tools and megafunctions)
- Tri-state emulation that implements internal tri-state buses
- Up to six global clock signals and four global clear signals

■ Powerful I/O pins

- Individual tri-state output enable control for each pin
- Open-drain option on each I/O pin
- Programmable output slew-rate control to reduce switching noise
- Clamp to V_{CCIO} user-selectable on a pin-by-pin basis
- Supports hot-socketing

- Software design support and automatic place-and-route provided by Altera's development systems for Windows-based PCs and Sun SPARCstation, and HP 9000 Series 700/800
- Flexible package options
 - Available in a variety of packages with 144 to 672 pins, including the innovative FineLine BGATM packages (see Tables 3 and 4)
 - SameFrame[™] pin-out compatibility between FLEX 10KA and FLEX 10KE devices across a range of device densities and pin counts
- Additional design entry and simulation support provided by EDIF 2 0 0 and 3 0 0 netlist files, library of parameterized modules (LPM), DesignWare components, Verilog HDL, VHDL, and other interfaces to popular EDA tools from manufacturers such as Cadence, Exemplar Logic, Mentor Graphics, OrCAD, Synopsys, Synplicity, VeriBest, and Viewlogic

Table 3. FLEX	Table 3. FLEX 10KE Package Options & I/O Pin CountNotes (1), (2)											
Device	144-Pin TQFP	208-Pin PQFP	240-Pin PQFP RQFP	256-Pin FineLine BGA	356-Pin BGA	484-Pin FineLine BGA	599-Pin PGA	600-Pin BGA	672-Pin FineLine BGA			
EPF10K30E	102	147		176		220			220 (3)			
EPF10K50E	102	147	189	191		254			254 (3)			
EPF10K50S	102	147	189	191	220	254			254 (3)			
EPF10K100E		147	189	191	274	338			338 (3)			
EPF10K130E			186		274	369		424	413			
EPF10K200E							470	470	470			
EPF10K200S			182		274	369	470	470	470			

Notes:

- (1) FLEX 10KE device package types include thin quad flat pack (TQFP), plastic quad flat pack (PQFP), power quad flat pack (RQFP), pin-grid array (PGA), and ball-grid array (BGA) packages.
- (2) Devices in the same package are pin-compatible, although some devices have more I/O pins than others. When planning device migration, use the I/O pins that are common to all devices.
- (3) This option is supported with a 484-pin FineLine BGA package. By using SameFrame pin migration, all FineLine BGA packages are pin-compatible. For example, a board can be designed to support 256-pin, 484-pin, and 672-pin FineLine BGA packages. The Altera software automatically avoids conflicting pins when future migration is set.

Application	Resources Used		Performance				
	LEs	EABs	-1 Speed Grade	-2 Speed Grade	-3 Speed Grade		
16-bit loadable counter	16	0	285	250	200	MHz	
16-bit accumulator	16	0	285	250	200	MHz	
16-to-1 multiplexer (1)	10	0	3.5	4.9	7.0	ns	
16-bit multiplier with 3-stage pipeline (2)	592	0	156	131	93	MHz	
256 × 16 RAM read cycle speed (2)	0	1	196	154	118	MHz	
256 × 16 RAM write cycle	0	1	185	143	106	MHz	

Notes:

- (1) This application uses combinatorial inputs and outputs.
- (2) This application uses registered inputs and outputs.

Table 6 shows FLEX 10KE performance for more complex designs. These designs are available as Altera MegaCore $^{\circ}$ functions.


Table 6. FLEX 10KE Performance for Complex Designs										
Application	LEs Used		Performance							
		-1 Speed Grade	-2 Speed Grade	-3 Speed Grade						
8-bit, 16-tap parallel finite impulse response (FIR) filter	597	192	156	116	MSPS					
8-bit, 512-point fast Fourier	1,854	23.4	28.7	38.9	μ s (1)					
transform (FFT) function		113	92	68	MHz					
a16450 universal asynchronous receiver/transmitter (UART)	342	36	28	20.5	MHz					

Note:

(1) These values are for calculation time. Calculation time = number of clocks required / f_{max} . Number of clocks required = ceiling [log 2 (points)/2] × [points +14 + ceiling]

The EAB can also use Altera megafunctions to implement dual-port RAM applications where both ports can read or write, as shown in Figure 3.

Figure 3. FLEX 10KE EAB in Dual-Port RAM Mode



The FLEX 10KE EAB can be used in a single-port mode, which is useful for backward-compatibility with FLEX 10K designs (see Figure 4).

EABs provide flexible options for driving and controlling clock signals. Different clocks and clock enables can be used for reading and writing to the EAB. Registers can be independently inserted on the data input, EAB output, write address, write enable signals, read address, and read enable signals. The global signals and the EAB local interconnect can drive write enable, read enable, and clock enable signals. The global signals, dedicated clock pins, and EAB local interconnect can drive the EAB clock signals. Because the LEs drive the EAB local interconnect, the LEs can control write enable, read enable, clear, clock, and clock enable signals.


An EAB is fed by a row interconnect and can drive out to row and column interconnects. Each EAB output can drive up to two row channels and up to two column channels; the unused row channel can be driven by other LEs. This feature increases the routing resources available for EAB outputs (see Figures 2 and 4). The column interconnect, which is adjacent to the EAB, has twice as many channels as other columns in the device.

Logic Array Block

An LAB consists of eight LEs, their associated carry and cascade chains, LAB control signals, and the LAB local interconnect. The LAB provides the coarse-grained structure to the FLEX 10KE architecture, facilitating efficient routing with optimum device utilization and high performance (see Figure 7).

In addition to the six clear and preset modes, FLEX 10KE devices provide a chip-wide reset pin that can reset all registers in the device. Use of this feature is set during design entry. In any of the clear and preset modes, the chip-wide reset overrides all other signals. Registers with asynchronous presets may be preset when the chip-wide reset is asserted. Inversion can be used to implement the asynchronous preset. Figure 12 shows examples of how to setup the preset and clear inputs for the desired functionality.

Figure 12. FLEX 10KE LE Clear & Preset Modes



Asynchronous Clear

The flipflop can be cleared by either LABCTRL1 or LABCTRL2. In this mode, the preset signal is tied to VCC to deactivate it.

Asynchronous Preset

An asynchronous preset is implemented as an asynchronous load, or with an asynchronous clear. If DATA3 is tied to VCC, asserting LABCTRL1 asynchronously loads a one into the register. Alternatively, the Altera software can provide preset control by using the clear and inverting the input and output of the register. Inversion control is available for the inputs to both LEs and IOEs. Therefore, if a register is preset by only one of the two LABCTRL signals, the DATA3 input is not needed and can be used for one of the LE operating modes.

Asynchronous Preset & Clear

When implementing asynchronous clear and preset, LABCTRL1 controls the preset and LABCTRL2 controls the clear. DATA3 is tied to VCC, so that asserting LABCTRL1 asynchronously loads a one into the register, effectively presetting the register. Asserting LABCTRL2 clears the register.

Asynchronous Load with Clear

When implementing an asynchronous load in conjunction with the clear, LABCTRL1 implements the asynchronous load of DATA3 by controlling the register preset and clear. LABCTRL2 implements the clear by controlling the register clear; LABCTRL2 does not have to feed the preset circuits.

Asynchronous Load with Preset

When implementing an asynchronous load in conjunction with preset, the Altera software provides preset control by using the clear and inverting the input and output of the register. Asserting LABCTRL2 presets the register, while asserting LABCTRL1 loads the register. The Altera software inverts the signal that drives DATA3 to account for the inversion of the register's output.

Asynchronous Load without Preset or Clear

When implementing an asynchronous load without preset or clear, LABCTRL1 implements the asynchronous load of DATA3 by controlling the register preset and clear.

LE 1

LE 2

LE 8

To LAB Local Interconnect

Row Channels

At each intersection, six row channels can drive column channels.

Each LE can drive two row channels.

Each LE can switch interconnect access

with an LE in the adjacent LAB.

From Adjacent LAB To Adjacent LAB

Figure 13. FLEX 10KE LAB Connections to Row & Column Interconnect

28 Altera Corporation

To Other Rows




Figure 14. FLEX 10KE Interconnect Resources

I/O Element


An IOE contains a bidirectional I/O buffer and a register that can be used either as an input register for external data that requires a fast setup time, or as an output register for data that requires fast clock-to-output performance. In some cases, using an LE register for an input register will result in a faster setup time than using an IOE register. IOEs can be used as input, output, or bidirectional pins. For bidirectional registered I/O implementation, the output register should be in the IOE, and the data input and output enable registers should be LE registers placed adjacent to the bidirectional pin. The Altera Compiler uses the programmable inversion option to invert signals from the row and column interconnect automatically where appropriate. Figure 15 shows the bidirectional I/O registers.

ClockLock & ClockBoost Timing Parameters

For the ClockLock and ClockBoost circuitry to function properly, the incoming clock must meet certain requirements. If these specifications are not met, the circuitry may not lock onto the incoming clock, which generates an erroneous clock within the device. The clock generated by the ClockLock and ClockBoost circuitry must also meet certain specifications. If the incoming clock meets these requirements during configuration, the ClockLock and ClockBoost circuitry will lock onto the clock during configuration. The circuit will be ready for use immediately after configuration. Figure 19 shows the incoming and generated clock specifications.

Figure 19. Specifications for Incoming & Generated Clocks

The t_l parameter refers to the nominal input clock period; the t_0 parameter refers to the nominal output clock period.



PCI Pull-Up Clamping Diode Option

FLEX 10KE devices have a pull-up clamping diode on every I/O, dedicated input, and dedicated clock pin. PCI clamping diodes clamp the signal to the $V_{\rm CCIO}$ value and are required for 3.3-V PCI compliance. Clamping diodes can also be used to limit overshoot in other systems.

Clamping diodes are controlled on a pin-by-pin basis. When $V_{\rm CCIO}$ is 3.3 V, a pin that has the clamping diode option turned on can be driven by a 2.5-V or 3.3-V signal, but not a 5.0-V signal. When $V_{\rm CCIO}$ is 2.5 V, a pin that has the clamping diode option turned on can be driven by a 2.5-V signal, but not a 3.3-V or 5.0-V signal. Additionally, a clamping diode can be activated for a subset of pins, which would allow a device to bridge between a 3.3-V PCI bus and a 5.0-V device.

Slew-Rate Control

The output buffer in each IOE has an adjustable output slew rate that can be configured for low-noise or high-speed performance. A slower slew rate reduces system noise and adds a maximum delay of 4.3 ns. The fast slew rate should be used for speed-critical outputs in systems that are adequately protected against noise. Designers can specify the slew rate pin-by-pin or assign a default slew rate to all pins on a device-wide basis. The slow slew rate setting affects the falling edge of the output.

Open-Drain Output Option

FLEX 10KE devices provide an optional open-drain output (electrically equivalent to open-collector output) for each I/O pin. This open-drain output enables the device to provide system-level control signals (e.g., interrupt and write enable signals) that can be asserted by any of several devices. It can also provide an additional wired- \mathbb{QR} plane.

MultiVolt I/O Interface


The FLEX 10KE device architecture supports the MultiVolt I/O interface feature, which allows FLEX 10KE devices in all packages to interface with systems of differing supply voltages. These devices have one set of V_{CC} pins for internal operation and input buffers (VCCINT), and another set for I/O output drivers (VCCIO).

Generic Testing

Each FLEX 10KE device is functionally tested. Complete testing of each configurable static random access memory (SRAM) bit and all logic functionality ensures 100% yield. AC test measurements for FLEX 10KE devices are made under conditions equivalent to those shown in Figure 21. Multiple test patterns can be used to configure devices during all stages of the production flow.

Figure 21. FLEX 10KE AC Test Conditions

Power supply transients can affect AC measurements. Simultaneous transitions of multiple outputs should be avoided for accurate measurement. Threshold tests must not be performed under AC conditions. Large-amplitude, fast-groundcurrent transients normally occur as the device outputs discharge the load capacitances. When these transients flow through the parasitic inductance between the device ground pin and the test system ground, significant reductions in observable noise immunity can result. Numbers in brackets are for 2.5-V devices or outputs. Numbers without brackets are for 3.3-V. devices or outputs.



Operating Conditions

Tables 19 through 23 provide information on absolute maximum ratings, recommended operating conditions, DC operating conditions, and capacitance for 2.5-V FLEX 10KE devices.

Table 19	Table 19. FLEX 10KE 2.5-V Device Absolute Maximum Ratings Note (1)										
Symbol	Parameter	Conditions	Min	Max	Unit						
V _{CCINT}	Supply voltage	With respect to ground (2)	-0.5	3.6	V						
V _{CCIO}			-0.5	4.6	V						
V _I	DC input voltage		-2.0	5.75	V						
I _{OUT}	DC output current, per pin		-25	25	mA						
T _{STG}	Storage temperature	No bias	-65	150	° C						
T _{AMB}	Ambient temperature	Under bias	-65	135	°C						
T _J	Junction temperature	PQFP, TQFP, BGA, and FineLine BGA packages, under bias		135	° C						
		Ceramic PGA packages, under bias		150	° C						

Table 31. EPF10K30E Device LE Timing Microparameters (Part 2 of 2) Note (1)									
Symbol	-1 Speed Grade		-2 Spee	-2 Speed Grade		ed Grade	Unit		
	Min	Max	Min	Max	Min	Max			
t _{CGENR}		0.1		0.1		0.2	ns		
t _{CASC}		0.6		0.8		1.0	ns		
$t_{\mathbb{C}}$		0.0		0.0		0.0	ns		
t_{CO}		0.3		0.4		0.5	ns		
t _{COMB}		0.4		0.4		0.6	ns		
t_{SU}	0.4		0.6		0.6		ns		
t_H	0.7		1.0		1.3		ns		
t _{PRE}		0.8		0.9		1.2	ns		
t _{CLR}		0.8		0.9		1.2	ns		
t _{CH}	2.0		2.5		2.5		ns		
t_{CL}	2.0		2.5		2.5		ns		

Table 32. EPF10K30E Device IOE Timing Microparameters Note (1)									
Symbol	-1 Spec	-1 Speed Grade		-2 Speed Grade		ed Grade	Unit		
	Min	Max	Min	Max	Min	Max			
t _{IOD}		2.4		2.8		3.8	ns		
t _{IOC}		0.3		0.4		0.5	ns		
t _{IOCO}		1.0		1.1		1.6	ns		
t _{IOCOMB}		0.0		0.0		0.0	ns		
t _{IOSU}	1.2		1.4		1.9		ns		
t _{IOH}	0.3		0.4		0.5		ns		
t _{IOCLR}		1.0		1.1		1.6	ns		
t _{OD1}		1.9		2.3		3.0	ns		
t _{OD2}		1.4		1.8		2.5	ns		
t _{OD3}		4.4		5.2		7.0	ns		
t_{XZ}		2.7		3.1		4.3	ns		
t_{ZX1}		2.7		3.1		4.3	ns		
t_{ZX2}		2.2		2.6		3.8	ns		
t_{ZX3}		5.2		6.0		8.3	ns		
t _{INREG}		3.4		4.1		5.5	ns		
t _{IOFD}		0.8		1.3		2.4	ns		
t _{INCOMB}		0.8		1.3		2.4	ns		

Table 34. EPF10K30E Device EAB Internal Timing Macroparameters Note (1)									
Symbol	-1 Spee	-1 Speed Grade		-2 Speed Grade		ed Grade	Unit		
	Min	Max	Min	Max	Min	Max			
t _{EABAA}		6.4		7.6		8.8	ns		
t _{EABRCOMB}	6.4		7.6		8.8		ns		
t _{EABRCREG}	4.4		5.1		6.0		ns		
t _{EABWP}	2.5		2.9		3.3		ns		
t _{EABWCOMB}	6.0		7.0		8.0		ns		
t _{EABWCREG}	6.8		7.8		9.0		ns		
t _{EABDD}		5.7		6.7		7.7	ns		
t _{EABDATA} CO		0.8		0.9		1.1	ns		
t _{EABDATASU}	1.5		1.7		2.0		ns		
t _{EABDATAH}	0.0		0.0		0.0		ns		
t _{EABWESU}	1.3		1.4		1.7		ns		
t _{EABWEH}	0.0		0.0		0.0		ns		
t _{EABWDSU}	1.5		1.7		2.0		ns		
t _{EABWDH}	0.0		0.0		0.0		ns		
t _{EABWASU}	3.0		3.6		4.3		ns		
t _{EABWAH}	0.5		0.5		0.4		ns		
t _{EABWO}		5.1		6.0		6.8	ns		

Symbol	-1 Spee	d Grade	-2 Spee	ed Grade	-3 Spee	ed Grade	Unit
	Min	Max	Min	Max	Min	Max	
t _{DIN2IOE}		1.8		2.4		2.9	ns
t _{DIN2LE}		1.5		1.8		2.4	ns
t _{DIN2DATA}		1.5		1.8		2.2	ns
t _{DCLK2IOE}		2.2		2.6		3.0	ns
t _{DCLK2LE}		1.5		1.8		2.4	ns
t _{SAMELAB}		0.1		0.2		0.3	ns
t _{SAMEROW}		2.0		2.4		2.7	ns
t _{SAME} COLUMN		0.7		1.0		0.8	ns
t _{DIFFROW}		2.7		3.4		3.5	ns
t _{TWOROWS}		4.7		5.8		6.2	ns
t _{LEPERIPH}		2.7		3.4		3.8	ns
t _{LABCARRY}		0.3		0.4		0.5	ns
t _{LABCASC}		0.8		0.8		1.1	ns

Symbol	-1 Spec	ed Grade	-2 Spee	d Grade	-3 Spee	d Grade	Unit
	Min	Max	Min	Max	Min	Max	
t _{DRR}		8.0		9.5		12.5	ns
t _{INSU} (3)	2.1		2.5		3.9		ns
t _{INH} (3)	0.0		0.0		0.0		ns
t _{оитсо} (3)	2.0	4.9	2.0	5.9	2.0	7.6	ns
t _{INSU} (4)	1.1		1.5		-		ns
t _{INH} (4)	0.0		0.0		-		ns
^t оитсо	0.5	3.9	0.5	4.9	-	-	ns
t _{PCISU}	3.0		4.2		-		ns
рсін	0.0		0.0		-		ns
t _{PCICO}	2.0	6.0	2.0	7.5	_	_	ns

Table 43. EPF10K50E External Timing Parameters Notes (1), (2)										
Symbol	-1 Speed Grade		-2 Spee	-2 Speed Grade		d Grade	Unit			
	Min	Max	Min	Max	Min	Max				
t _{DRR}		8.5		10.0		13.5	ns			
t _{INSU}	2.7		3.2		4.3		ns			
t _{INH}	0.0		0.0		0.0		ns			
t _{outco}	2.0	4.5	2.0	5.2	2.0	7.3	ns			
t _{PCISU}	3.0		4.2		-		ns			
t _{PCIH}	0.0		0.0		-		ns			
t _{PCICO}	2.0	6.0	2.0	7.7	-	-	ns			

Table 44. EPF10K50E External Bidirectional Timing Parameters Notes (1), (2)										
Symbol	-1 Speed Grad		-2 Speed Grade		-3 Speed Grade		Unit			
	Min	Max	Min	Max	Min	Max				
t _{INSUBIDIR}	2.7		3.2		4.3		ns			
t _{INHBIDIR}	0.0		0.0		0.0		ns			
t _{OUTCOBIDIR}	2.0	4.5	2.0	5.2	2.0	7.3	ns			
t _{XZBIDIR}		6.8		7.8		10.1	ns			
t _{ZXBIDIR}		6.8		7.8		10.1	ns			

Notes to tables:

- (1) All timing parameters are described in Tables 24 through 30 in this data sheet.
- (2) These parameters are specified by characterization.

Tables 45 through 51 show EPF10K100E device internal and external timing parameters.

Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit
	Min	Max	Min	Max	Min	Max	
t_{LUT}		0.7		1.0		1.5	ns
t _{CLUT}		0.5		0.7		0.9	ns
t _{RLUT}		0.6		0.8		1.1	ns
t _{PACKED}		0.3		0.4		0.5	ns
t_{EN}		0.2		0.3		0.3	ns
t _{CICO}		0.1		0.1		0.2	ns
t _{CGEN}		0.4		0.5		0.7	ns

Table 53. EPF10K130E Device IOE Timing Microparameters Note (1)									
Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit		
	Min	Max	Min	Max	Min	Max			
t _{OD3}		4.0		5.6		7.5	ns		
t_{XZ}		2.8		4.1		5.5	ns		
t_{ZX1}		2.8		4.1		5.5	ns		
t_{ZX2}		2.8		4.1		5.5	ns		
t_{ZX3}		4.0		5.6		7.5	ns		
t _{INREG}		2.5		3.0		4.1	ns		
t _{IOFD}		0.4		0.5		0.6	ns		
t _{INCOMB}		0.4		0.5		0.6	ns		

Table 54. EPF10K130E Device EAB Internal Microparameters (Part 1 of 2) Note (1)									
Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit		
	Min	Max	Min	Max	Min	Max			
t _{EABDATA1}		1.5		2.0		2.6	ns		
t _{EABDATA2}		0.0		0.0		0.0	ns		
t _{EABWE1}		1.5		2.0		2.6	ns		
t _{EABWE2}		0.3		0.4		0.5	ns		
t _{EABRE1}		0.3		0.4		0.5	ns		
t _{EABRE2}		0.0		0.0		0.0	ns		
t _{EABCLK}		0.0		0.0		0.0	ns		
t _{EABCO}		0.3		0.4		0.5	ns		
t _{EABBYPASS}		0.1		0.1		0.2	ns		
t _{EABSU}	0.8		1.0		1.4		ns		
t _{EABH}	0.1		0.2		0.2		ns		
t _{EABCLR}	0.3		0.4		0.5		ns		
t_{AA}		4.0		5.0		6.6	ns		
t_{WP}	2.7		3.5		4.7		ns		
t_{RP}	1.0		1.3		1.7		ns		
t _{WDSU}	1.0		1.3		1.7		ns		
t _{WDH}	0.2		0.2		0.3		ns		
t _{WASU}	1.6		2.1		2.8		ns		
t _{WAH}	1.6		2.1		2.8		ns		
t _{RASU}	3.0		3.9		5.2		ns		
t _{RAH}	0.1		0.1		0.2		ns		
t_{WO}		1.5		2.0		2.6	ns		

Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit
	Min	Max	Min	Max	Min	Max	
t _{EABWCOMB}	6.7		8.1		10.7		ns
t _{EABWCREG}	6.6		8.0		10.6		ns
t _{EABDD}		4.0		5.1		6.7	ns
t _{EABDATA} CO		0.8		1.0		1.3	ns
t _{EABDATASU}	1.3		1.6		2.1		ns
t _{EABDATAH}	0.0		0.0		0.0		ns
t _{EABWESU}	0.9		1.1		1.5		ns
t _{EABWEH}	0.4		0.5		0.6		ns
t _{EABWDSU}	1.5		1.8		2.4		ns
t _{EABWDH}	0.0		0.0		0.0		ns
t _{EABWASU}	3.0		3.6		4.7		ns
t _{EABWAH}	0.4		0.5		0.7		ns
t _{EABWO}		3.4		4.4		5.8	ns

Table 63. EPF10K200E Device Interconnect Timing Microparameters Note (1)									
Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit		
	Min	Max	Min	Max	Min	Max			
t _{DIN2IOE}		4.2		4.6		5.7	ns		
t _{DIN2LE}		1.7		1.7		2.0	ns		
t _{DIN2DATA}		1.9		2.1		3.0	ns		
t _{DCLK2IOE}		2.5		2.9		4.0	ns		
t _{DCLK2LE}		1.7		1.7		2.0	ns		
t _{SAMELAB}		0.1		0.1		0.2	ns		
t _{SAMEROW}		2.3		2.6		3.6	ns		
t _{SAMECOLUMN}		2.5		2.7		4.1	ns		
t _{DIFFROW}		4.8		5.3		7.7	ns		
t _{TWOROWS}		7.1		7.9		11.3	ns		
t _{LEPERIPH}		7.0		7.6		9.0	ns		
t _{LABCARRY}		0.1		0.1		0.2	ns		
t _{LABCASC}		0.9		1.0		1.4	ns		

Table 76. EPF10K200S Device EAB Internal Timing Macroparameters Note (1)								
Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit	
	Min	Max	Min	Max	Min	Max		
t _{EABAA}		3.9		6.4		8.4	ns	
t _{EABRCOMB}	3.9		6.4		8.4		ns	
t _{EABRCREG}	3.6		5.7		7.6		ns	
t _{EABWP}	2.1		4.0		5.3		ns	
t _{EABWCOMB}	4.8		8.1		10.7		ns	
t _{EABWCREG}	5.4		8.0		10.6		ns	
t _{EABDD}		3.8		5.1		6.7	ns	
t _{EABDATA} CO		0.8		1.0		1.3	ns	
t _{EABDATASU}	1.1		1.6		2.1		ns	
t _{EABDATAH}	0.0		0.0		0.0		ns	
t _{EABWESU}	0.7		1.1		1.5		ns	
t _{EABWEH}	0.4		0.5		0.6		ns	
t _{EABWDSU}	1.2		1.8		2.4		ns	
t _{EABWDH}	0.0		0.0		0.0		ns	
t _{EABWASU}	1.9		3.6		4.7		ns	
t _{EABWAH}	0.8		0.5		0.7		ns	
t _{EABWO}		3.1		4.4		5.8	ns	

Table 77. EPF10K200S Device Interconnect Timing Microparameters (Part 1 of 2) Note (1)									
Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit		
	Min	Max	Min	Max	Min	Max			
t _{DIN2IOE}		4.4		4.8		5.5	ns		
t _{DIN2LE}		0.6		0.6		0.9	ns		
t _{DIN2DATA}		1.8		2.1		2.8	ns		
t _{DCLK2IOE}		1.7		2.0		2.8	ns		
t _{DCLK2LE}		0.6		0.6		0.9	ns		
t _{SAMELAB}		0.1		0.1		0.2	ns		
t _{SAMEROW}		3.0		4.6		5.7	ns		
t _{SAME} COLUMN		3.5		4.9		6.4	ns		
t _{DIFFROW}		6.5		9.5		12.1	ns		
t _{TWOROWS}		9.5		14.1		17.8	ns		
t _{LEPERIPH}		5.5		6.2		7.2	ns		
t _{LABCARRY}		0.3		0.1		0.2	ns		



101 Innovation Drive San Jose, CA 95134 (408) 544-7000 http://www.altera.com Applications Hotline: (800) 800-EPLD Literature Services: lit_reg@altera.com Copyright © 2003 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of Altera Corporation in the U.S. and other countries. All other product or service names are the property of their respective holders. Altera products are protected under numerous U.S. and foreign patents and pending

applications, maskwork rights, and copyrights. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera Corporation. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.



