
E·XFL

Altera - EPF10K50SFC256-1N Datasheet



Welcome to <u>E-XFL.COM</u>

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Active
Number of LABs/CLBs	360
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	191
Number of Gates	-
Voltage - Supply	2.375V ~ 2.625V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 70°C (TA)
Package / Case	256-BGA
Supplier Device Package	256-FBGA (17x17)
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=epf10k50sfc256-1n

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table 5. FLEX 10KE Perform	nance						
Application	Resources Used		Performance				
	LEs	EABs	-1 Speed Grade	-2 Speed Grade	-3 Speed Grade		
16-bit loadable counter	16	0	285	250	200	MHz	
16-bit accumulator	16	0	285	250	200	MHz	
16-to-1 multiplexer (1)	10	0	3.5	4.9	7.0	ns	
16-bit multiplier with 3-stage pipeline (2)	592	0	156	131	93	MHz	
256×16 RAM read cycle speed (2)	0	1	196	154	118	MHz	
256×16 RAM write cycle speed (2)	0	1	185	143	106	MHz	

Table 5. FLEX 10KE Performance

Notes:

(1) This application uses combinatorial inputs and outputs.

(2) This application uses registered inputs and outputs.


Table 6 shows FLEX 10KE performance for more complex designs. These designs are available as Altera MegaCore $^{\circ}$ functions.

Table 6. FLEX 10KE Performance for Complex Designs							
Application	LEs Used	Performance Unit					
		-1 Speed Grade	-2 Speed Grade	-3 Speed Grade			
8-bit, 16-tap parallel finite impulse response (FIR) filter	597	192	156	116	MSPS		
8-bit, 512-point fast Fourier	1,854	23.4	28.7	38.9	µs (1)		
transform (FFT) function		113	92	68	MHz		
a16450 universal asynchronous receiver/transmitter (UART)	342	36	28	20.5	MHz		

Note:


(1) These values are for calculation time. Calculation time = number of clocks required / f_{max} . Number of clocks required = ceiling [log 2 (points)/2] × [points +14 + ceiling]

Figure 1 shows a block diagram of the FLEX 10KE architecture. Each group of LEs is combined into an LAB; groups of LABs are arranged into rows and columns. Each row also contains a single EAB. The LABs and EABs are interconnected by the FastTrack Interconnect routing structure. IOEs are located at the end of each row and column of the FastTrack Interconnect routing structure.



FLEX 10KE devices provide six dedicated inputs that drive the flipflops' control inputs and ensure the efficient distribution of high-speed, low-skew (less than 1.5 ns) control signals. These signals use dedicated routing channels that provide shorter delays and lower skews than the FastTrack Interconnect routing structure. Four of the dedicated inputs drive four global signals. These four global signals can also be driven by internal logic, providing an ideal solution for a clock divider or an internally generated asynchronous clear signal that clears many registers in the device.

The EAB can also use Altera megafunctions to implement dual-port RAM applications where both ports can read or write, as shown in Figure 3.



The FLEX 10KE EAB can be used in a single-port mode, which is useful for backward-compatibility with FLEX 10K designs (see Figure 4).

The programmable flipflop in the LE can be configured for D, T, JK, or SR operation. The clock, clear, and preset control signals on the flipflop can be driven by global signals, general-purpose I/O pins, or any internal logic. For combinatorial functions, the flipflop is bypassed and the output of the LUT drives the output of the LE.

The LE has two outputs that drive the interconnect: one drives the local interconnect and the other drives either the row or column FastTrack Interconnect routing structure. The two outputs can be controlled independently. For example, the LUT can drive one output while the register drives the other output. This feature, called register packing, can improve LE utilization because the register and the LUT can be used for unrelated functions.

The FLEX 10KE architecture provides two types of dedicated high-speed data paths that connect adjacent LEs without using local interconnect paths: carry chains and cascade chains. The carry chain supports high-speed counters and adders and the cascade chain implements wide-input functions with minimum delay. Carry and cascade chains connect all LEs in a LAB as well as all LABs in the same row. Intensive use of carry and cascade chains can reduce routing flexibility. Therefore, the use of these chains should be limited to speed-critical portions of a design.

Carry Chain

The carry chain provides a very fast (as low as 0.2 ns) carry-forward function between LEs. The carry-in signal from a lower-order bit drives forward into the higher-order bit via the carry chain, and feeds into both the LUT and the next portion of the carry chain. This feature allows the FLEX 10KE architecture to implement high-speed counters, adders, and comparators of arbitrary width efficiently. Carry chain logic can be created automatically by the Altera Compiler during design processing, or manually by the designer during design entry. Parameterized functions such as LPM and DesignWare functions automatically take advantage of carry chains.

Carry chains longer than eight LEs are automatically implemented by linking LABs together. For enhanced fitting, a long carry chain skips alternate LABs in a row. A carry chain longer than one LAB skips either from even-numbered LAB to even-numbered LAB, or from oddnumbered LAB to odd-numbered LAB. For example, the last LE of the first LAB in a row carries to the first LE of the third LAB in the row. The carry chain does not cross the EAB at the middle of the row. For instance, in the EPF10K50E device, the carry chain stops at the eighteenth LAB and a new one begins at the nineteenth LAB. Figure 9 shows how an *n*-bit full adder can be implemented in n + 1 LEs with the carry chain. One portion of the LUT generates the sum of two bits using the input signals and the carry-in signal; the sum is routed to the output of the LE. The register can be bypassed for simple adders or used for an accumulator function. Another portion of the LUT and the carry chain logic generates the carry-out signal, which is routed directly to the carry-in signal of the next-higher-order bit. The final carry-out signal is routed to an LE, where it can be used as a general-purpose signal.




Figure 9. FLEX 10KE Carry Chain Operation (n-Bit Full Adder)

Clearable Counter Mode

The clearable counter mode is similar to the up/down counter mode, but supports a synchronous clear instead of the up/down control. The clear function is substituted for the cascade-in signal in the up/down counter mode. Use 2 three-input LUTs: one generates the counter data, and the other generates the fast carry bit. Synchronous loading is provided by a 2-to-1 multiplexer. The output of this multiplexer is AND ed with a synchronous clear signal.

Internal Tri-State Emulation

Internal tri-state emulation provides internal tri-states without the limitations of a physical tri-state bus. In a physical tri-state bus, the tri-state buffers' output enable (OE) signals select which signal drives the bus. However, if multiple OE signals are active, contending signals can be driven onto the bus. Conversely, if no OE signals are active, the bus will float. Internal tri-state emulation resolves contending tri-state buffers to a low value and floating buses to a high value, thereby eliminating these problems. The Altera software automatically implements tri-state bus functionality with a multiplexer.

Clear & Preset Logic Control


Logic for the programmable register's clear and preset functions is controlled by the DATA3, LABCTRL1, and LABCTRL2 inputs to the LE. The clear and preset control structure of the LE asynchronously loads signals into a register. Either LABCTRL1 or LABCTRL2 can control the asynchronous clear. Alternatively, the register can be set up so that LABCTRL1 implements an asynchronous load. The data to be loaded is driven to DATA3; when LABCTRL1 is asserted, DATA3 is loaded into the register.

During compilation, the Altera Compiler automatically selects the best control signal implementation. Because the clear and preset functions are active-low, the Compiler automatically assigns a logic high to an unused clear or preset.

The clear and preset logic is implemented in one of the following six modes chosen during design entry:

- Asynchronous clear
- Asynchronous preset
- Asynchronous clear and preset
- Asynchronous load with clear
- Asynchronous load with preset
- Asynchronous load without clear or preset

Figure 15. FLEX 10KE Bidirectional I/O Registers



Note:

(1) All FLEX 10KE devices (except the EPF10K50E and EPF10K200E devices) have a programmable input delay buffer on the input path.

Altera Corporation

Tables 12 and 13 summarize the ClockLock and ClockBoost parameters for -1 and -2 speed-grade devices, respectively.


Symbol	Parameter	Condition	Min	Тур	Max	Unit
t _R	Input rise time				5	ns
t _F	Input fall time				5	ns
t _{INDUTY}	Input duty cycle		40		60	%
f _{CLK1}	Input clock frequency (ClockBoost clock multiplication factor equals 1)		25		180	MHz
f _{CLK2}	Input clock frequency (ClockBoost clock multiplication factor equals 2)		16		90	MHz
f _{CLKDEV}	Input deviation from user specification in the MAX+PLUS II software (1)				25,000 (2)	PPM
t _{INCLKSTB}	Input clock stability (measured between adjacent clocks)				100	ps
t _{LOCK}	Time required for ClockLock or ClockBoost to acquire lock (3)				10	μs
t _{JITTER}	Jitter on ClockLock or ClockBoost-	$t_{INCLKSTB} < 100$			250	ps
	generated clock (4)	$t_{INCLKSTB} < 50$			200 (4)	ps
t _{OUTDUTY}	Duty cycle for ClockLock or ClockBoost-generated clock		40	50	60	%

Table 20	0. 2.5-V EPF10K50E & EPF10K200	E Device Recommended	Operating Con	ditions	
Symbol	Parameter	Conditions	Min	Мах	Unit
V _{CCINT}	Supply voltage for internal logic and input buffers	(3), (4)	2.30 (2.30)	2.70 (2.70)	V
V _{CCIO}	Supply voltage for output buffers, 3.3-V operation	(3), (4)	3.00 (3.00)	3.60 (3.60)	V
	Supply voltage for output buffers, 2.5-V operation	(3), (4)	2.30 (2.30)	2.70 (2.70)	V
VI	Input voltage	(5)	-0.5	5.75	V
Vo	Output voltage		0	V _{CCIO}	V
Τ _A	Ambient temperature	For commercial use	0	70	°C
		For industrial use	-40	85	°C
TJ	Operating temperature	For commercial use	0	85	°C
		For industrial use	-40	100	° C
t _R	Input rise time			40	ns
t _F	Input fall time			40	ns

Table 21. 2.5-V EPF10K30E, EPF10K50S, EPF10K100E, EPF10K130E & EPF10K200S Device Recommended Operating Conditions

Symbol	Parameter	Conditions	Min	Мах	Unit
V _{CCINT}	Supply voltage for internal logic and input buffers	(3), (4)	2.375 (2.375)	2.625 (2.625)	V
V _{CCIO}	Supply voltage for output buffers, 3.3-V operation	(3), (4)	3.00 (3.00)	3.60 (3.60)	V
	Supply voltage for output buffers, 2.5-V operation	(3), (4)	2.375 (2.375)	2.625 (2.625)	V
VI	Input voltage	(5)	-0.5	5.75	V
Vo	Output voltage		0	V _{CCIO}	V
Τ _A	Ambient temperature	For commercial use	0	70	°C
		For industrial use	-40	85	°C
Τ _J	Operating temperature	For commercial use	0	85	°C
		For industrial use	-40	100	°C
t _R	Input rise time			40	ns
t _F	Input fall time			40	ns

Figure 25. FLEX 10KE Device LE Timing Model



Symbol	-1 Spee	d Grade	-2 Spee	d Grade	-3 Spee	ed Grade	Unit	
	Min	Max	Min	Max	Min	Max		
t _{DIN2IOE}		1.8		2.4		2.9	ns	
t _{DIN2LE}		1.5		1.8		2.4	ns	
t _{DIN2DATA}		1.5		1.8		2.2	ns	
t _{DCLK2IOE}		2.2		2.6		3.0	ns	
t _{DCLK2LE}		1.5		1.8		2.4	ns	
t _{SAMELAB}		0.1		0.2		0.3	ns	
t _{SAMEROW}		2.0		2.4		2.7	ns	
t _{SAMECOLUMN}		0.7		1.0		0.8	ns	
t _{DIFFROW}		2.7		3.4		3.5	ns	
t _{TWOROWS}		4.7		5.8		6.2	ns	
t _{LEPERIPH}		2.7		3.4		3.8	ns	
t _{LABCARRY}		0.3		0.4		0.5	ns	
t _{LABCASC}		0.8		0.8		1.1	ns	

Table 36. EPF10	K30E Externa	l Timing Pa	rameters	Notes (1), ((2)			
Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit	
	Min	Max	Min	Max	Min	Max		
t _{DRR}		8.0		9.5		12.5	ns	
t _{INSU} (3)	2.1		2.5		3.9		ns	
t _{INH} (3)	0.0		0.0		0.0		ns	
t оитсо (3)	2.0	4.9	2.0	5.9	2.0	7.6	ns	
t _{INSU} (4)	1.1		1.5		-		ns	
t _{INH} (4)	0.0		0.0		-		ns	
t оитсо (4)	0.5	3.9	0.5	4.9	-	-	ns	
t _{PCISU}	3.0		4.2		-		ns	
t _{PCIH}	0.0		0.0		-		ns	
t _{PCICO}	2.0	6.0	2.0	7.5	-	-	ns	

Symbol	-1 Spee	ed Grade	-2 Speed Grade		-3 Spee	d Grade	Unit
	Min	Max	Min	Max	Min	Max	
t _{DRR}		9.0		12.0		16.0	ns
t _{INSU} (3)	2.0		2.5		3.3		ns
t _{INH} (3)	0.0		0.0		0.0		ns
t _{оитсо} (3)	2.0	5.2	2.0	6.9	2.0	9.1	ns
t _{INSU} (4)	2.0		2.2		-		ns
t _{INH} (4)	0.0		0.0		-		ns
t _{оитсо} (4)	0.5	3.0	0.5	4.6	-	-	ns
t _{PCISU}	3.0		6.2		-		ns
t _{PCIH}	0.0		0.0		-		ns
t _{PCICO}	2.0	6.0	2.0	6.9	-	_	ns

 Table 51. EPF10K100E External Bidirectional Timing Parameters
 Notes (1), (2)

Symbol	-1 Speed Grade		-2 Spee	-2 Speed Grade		-3 Speed Grade		
	Min	Max	Min	Max	Min	Max		
t _{INSUBIDIR} (3)	1.7		2.5		3.3		ns	
t _{inhbidir} (3)	0.0		0.0		0.0		ns	
t _{INSUBIDIR} (4)	2.0		2.8		-		ns	
t _{INHBIDIR} (4)	0.0		0.0		-		ns	
toutcobidir (3)	2.0	5.2	2.0	6.9	2.0	9.1	ns	
t _{XZBIDIR} (3)		5.6		7.5		10.1	ns	
t _{ZXBIDIR} (3)		5.6		7.5		10.1	ns	
toutcobidir (4)	0.5	3.0	0.5	4.6	-	-	ns	
t _{XZBIDIR} (4)		4.6		6.5		-	ns	
t _{ZXBIDIR} (4)		4.6		6.5		-	ns	

Notes to tables:

(1) All timing parameters are described in Tables 24 through 30 in this data sheet.

(2) These parameters are specified by characterization.

(3) This parameter is measured without the use of the ClockLock or ClockBoost circuits.

(4) This parameter is measured with the use of the ClockLock or ClockBoost circuits.

Symbol	-1 Spee	ed Grade	-2 Speed Grade		-3 Speed Grade		Unit	
	Min	Max	Min	Max	Min	Max		
t _{OD3}		4.0		5.6		7.5	ns	
t _{XZ}		2.8		4.1		5.5	ns	
t _{ZX1}		2.8		4.1		5.5	ns	
t _{ZX2}		2.8		4.1		5.5	ns	
t _{ZX3}		4.0		5.6		7.5	ns	
t _{INREG}		2.5		3.0		4.1	ns	
t _{IOFD}		0.4		0.5		0.6	ns	
t _{INCOMB}		0.4		0.5		0.6	ns	

Symbol	-1 Speed Grade		-2 Speed Grade		-3 Spee	ed Grade	Unit
	Min	Max	Min	Max	Min	Мах	
t _{EABDATA1}		1.5		2.0		2.6	ns
t _{EABDATA2}		0.0		0.0		0.0	ns
t _{EABWE1}		1.5		2.0		2.6	ns
t _{EABWE2}		0.3		0.4		0.5	ns
t _{EABRE1}		0.3		0.4		0.5	ns
t _{EABRE2}		0.0		0.0		0.0	ns
t _{EABCLK}		0.0		0.0		0.0	ns
t _{EABCO}		0.3		0.4		0.5	ns
t _{EABBYPASS}		0.1		0.1		0.2	ns
t _{EABSU}	0.8		1.0		1.4		ns
t _{EABH}	0.1		0.2		0.2		ns
t _{EABCLR}	0.3		0.4		0.5		ns
t _{AA}		4.0		5.0		6.6	ns
t _{WP}	2.7		3.5		4.7		ns
t _{RP}	1.0		1.3		1.7		ns
t _{WDSU}	1.0		1.3		1.7		ns
t _{WDH}	0.2		0.2		0.3		ns
t _{WASU}	1.6		2.1		2.8		ns
t _{WAH}	1.6		2.1		2.8		ns
t _{RASU}	3.0		3.9		5.2		ns
t _{RAH}	0.1		0.1		0.2		ns
t _{WO}		1.5		2.0		2.6	ns

Symbol	-1 Spee	d Grade	-2 Speed Grade		-3 Speed Grade		Unit
	Min	Max	Min	Max	Min	Max	
t _{DIN2IOE}		2.8		3.5		4.4	ns
t _{DIN2LE}		0.7		1.2		1.6	ns
t _{DIN2DATA}		1.6		1.9		2.2	ns
t _{DCLK2IOE}		1.6		2.1		2.7	ns
t _{DCLK2LE}		0.7		1.2		1.6	ns
t _{SAMELAB}		0.1		0.2		0.2	ns
t _{SAMEROW}		1.9		3.4		5.1	ns
t _{SAMECOLUMN}		0.9		2.6		4.4	ns
t _{DIFFROW}		2.8		6.0		9.5	ns
t _{TWOROWS}		4.7		9.4		14.6	ns
t _{LEPERIPH}		3.1		4.7		6.9	ns
t _{LABCARRY}		0.6		0.8		1.0	ns
t _{LABCASC}		0.9		1.2		1.6	ns

Table 57. EPF10	K130E Extern	al Timing Pa	arameters	Notes (1),	(2)		
Symbol	-1 Spee	-1 Speed Grade		-2 Speed Grade		d Grade	Unit
	Min	Max	Min	Max	Min	Max	
t _{DRR}		9.0		12.0		16.0	ns
t _{INSU} (3)	1.9		2.1		3.0		ns
t _{INH} (3)	0.0		0.0		0.0		ns
t оитсо (3)	2.0	5.0	2.0	7.0	2.0	9.2	ns
t _{INSU} (4)	0.9		1.1		-		ns
t _{INH} (4)	0.0		0.0		-		ns
t оитсо <i>(4)</i>	0.5	4.0	0.5	6.0	-	-	ns
t _{PCISU}	3.0		6.2		-		ns
t _{PCIH}	0.0		0.0		-		ns
t _{PCICO}	2.0	6.0	2.0	6.9	-	-	ns

Symbol	-1 Speed Grade		-2 Speed Grade		-3 Spee	ed Grade	Unit
	Min	Max	Min	Max	Min	Max	
t _{DRR}		8.0		9.5		12.5	ns
t _{INSU} (2)	2.4		2.9		3.9		ns
t _{INH} (2)	0.0		0.0		0.0		ns
t _{оитсо} (2)	2.0	4.3	2.0	5.2	2.0	7.3	ns
t _{INSU} (3)	2.4		2.9				ns
t _{INH} (3)	0.0		0.0				ns
t_{оитсо (3)}	0.5	3.3	0.5	4.1			ns
t _{PCISU}	2.4		2.9		-		ns
t _{PCIH}	0.0		0.0		-		ns
t _{PCICO}	2.0	6.0	2.0	7.7	-	-	ns

 Table 72. EPF10K50S External Bidirectional Timing Parameters
 Note (1)

Symbol	-1 Speed Grade		-2 Spee	-2 Speed Grade		-3 Speed Grade	
	Min	Мах	Min	Max	Min	Max	
t _{INSUBIDIR} (2)	2.7		3.2		4.3		ns
t _{INHBIDIR} (2)	0.0		0.0		0.0		ns
t _{inhbidir} (3)	0.0		0.0		-		ns
t _{insubidir} (3)	3.7		4.2		-		ns
toutcobidir (2)	2.0	4.5	2.0	5.2	2.0	7.3	ns
t _{XZBIDIR} (2)		6.8		7.8		10.1	ns
t _{ZXBIDIR} (2)		6.8		7.8		10.1	ns
toutcobidir (3)	0.5	3.5	0.5	4.2	-	-	
t _{XZBIDIR} (3)		6.8		8.4		-	ns
t _{ZXBIDIR} (3)		6.8		8.4		-	ns

Notes to tables:

(1) All timing parameters are described in Tables 24 through 30.

(2) This parameter is measured without use of the ClockLock or ClockBoost circuits.

(3) This parameter is measured with use of the ClockLock or ClockBoost circuits

Table 74. EPF10k	K200S Device	e IOE Timing	g Microparaı	neters (Par	t 2 of 2)	Note (1)	
Symbol	-1 Spee	d Grade	-2 Speed Grade		-3 Speed Grade		Unit
	Min	Max	Min	Max	Min	Max	
t _{ZX2}		4.5		4.8		6.6	ns
t _{ZX3}		6.6		7.6		10.1	ns
t _{INREG}		3.7		5.7		7.7	ns
t _{IOFD}		1.8		3.4		4.0	ns
t _{INCOMB}		1.8		3.4		4.0	ns

Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit	
	Min	Max	Min	Max	Min	Max		
t _{EABDATA1}		1.8		2.4		3.2	ns	
t _{EABDATA1}		0.4		0.5		0.6	ns	
t _{EABWE1}		1.1		1.7		2.3	ns	
t _{EABWE2}		0.0		0.0		0.0	ns	
t _{EABRE1}		0		0		0	ns	
t _{EABRE2}		0.4		0.5		0.6	ns	
t _{EABCLK}		0.0		0.0		0.0	ns	
t _{EABCO}		0.8		0.9		1.2	ns	
t _{EABBYPASS}		0.0		0.1		0.1	ns	
t _{EABSU}	0.7		1.1		1.5		ns	
t _{EABH}	0.4		0.5		0.6		ns	
t _{EABCLR}	0.8		0.9		1.2		ns	
t _{AA}		2.1		3.7		4.9	ns	
t _{WP}	2.1		4.0		5.3		ns	
t _{RP}	1.1		1.1		1.5		ns	
t _{WDSU}	0.5		1.1		1.5		ns	
t _{WDH}	0.1		0.1		0.1		ns	
twasu	1.1		1.6		2.1		ns	
t _{WAH}	1.6		2.5		3.3		ns	
t _{RASU}	1.6		2.6		3.5		ns	
t _{RAH}	0.1		0.1		0.2		ns	
t _{WO}		2.0		2.4		3.2	ns	
t _{DD}		2.0		2.4		3.2	ns	
t _{EABOUT}		0.0		0.1		0.1	ns	
t _{EABCH}	1.5		2.0		2.5		ns	
t _{EABCL}	2.1		2.8		3.8		ns	

Altera Corporation

Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit
	Min	Max	Min	Max	Min	Max	
t _{EABAA}		3.9		6.4		8.4	ns
t _{EABRCOMB}	3.9		6.4		8.4		ns
t _{EABRCREG}	3.6		5.7		7.6		ns
t _{EABWP}	2.1		4.0		5.3		ns
t _{EABWCOMB}	4.8		8.1		10.7		ns
t _{EABWCREG}	5.4		8.0		10.6		ns
t _{EABDD}		3.8		5.1		6.7	ns
t _{EABDATACO}		0.8		1.0		1.3	ns
t _{EABDATASU}	1.1		1.6		2.1		ns
t _{EABDATAH}	0.0		0.0		0.0		ns
t _{EABWESU}	0.7		1.1		1.5		ns
t _{EABWEH}	0.4		0.5		0.6		ns
t _{EABWDSU}	1.2		1.8		2.4		ns
t _{EABWDH}	0.0		0.0		0.0		ns
t _{EABWASU}	1.9		3.6		4.7		ns
t _{EABWAH}	0.8		0.5		0.7		ns
t _{EABWO}		3.1		4.4		5.8	ns

Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit
	Min	Мах	Min	Мах	Min	Max	
t _{DIN2IOE}		4.4		4.8		5.5	ns
t _{DIN2LE}		0.6		0.6		0.9	ns
t _{DIN2DATA}		1.8		2.1		2.8	ns
t _{DCLK2IOE}		1.7		2.0		2.8	ns
t _{DCLK2LE}		0.6		0.6		0.9	ns
t _{SAMELAB}		0.1		0.1		0.2	ns
t _{SAMEROW}		3.0		4.6		5.7	ns
t _{SAME} COLUMN		3.5		4.9		6.4	ns
t _{DIFFROW}		6.5		9.5		12.1	ns
t _{TWOROWS}		9.5		14.1		17.8	ns
t _{LEPERIPH}		5.5		6.2		7.2	ns
t _{LABCARRY}		0.3		0.1		0.2	ns

To better reflect actual designs, the power model (and the constant K in the power calculation equations) for continuous interconnect FLEX devices assumes that LEs drive FastTrack Interconnect channels. In contrast, the power model of segmented FPGAs assumes that all LEs drive only one short interconnect segment. This assumption may lead to inaccurate results when compared to measured power consumption for actual designs in segmented FPGAs.

Figure 31 shows the relationship between the current and operating frequency of FLEX 10KE devices.




Figure 31. FLEX 10KE I_{CCACTIVE} vs. Operating Frequency (Part 1 of 2)

Device Pin-Outs	See the Altera web site (http://www.altera.com) or the Altera Digital Library for pin-out information.
Revision History	The information contained in the <i>FLEX 10KE Embedded Programmable Logic Data Sheet</i> version 2.5 supersedes information published in previous versions.
	Version 2.5
	The following changes were made to the <i>FLEX 10KE Embedded Programmable Logic Data Sheet</i> version 2.5:
	 <i>Note (1)</i> added to Figure 23. Text added to "I/O Element" section on page 34. Updated Table 22.
	Version 2.4
	The following changes were made to the FLEX 10KE Embedded

Programmable Logic Data Sheet version 2.4: updated text on page 34 and page 63.



101 Innovation Drive San Jose, CA 95134 (408) 544-7000 http://www.altera.com Applications Hotline: (800) 800-EPLD Literature Services: lit_reg@altera.com Copyright © 2003 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of Altera Corporation in the U.S. and other countries. All other product or service names are the property of their respective holders. Altera products are protected under numerous U.S. and foreign patents and pending

applications, maskwork rights, and copyrights. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera Corporation. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.



Altera Corporation



100