# E·XFL

# Intel - EPF10K50SFC256-2X Datasheet



Welcome to <u>E-XFL.COM</u>

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

# Details

Product Status	Obsolete
Number of LABs/CLBs	360
Number of Logic Elements/Cells	2880
Total RAM Bits	40960
Number of I/O	191
Number of Gates	199000
Voltage - Supply	2.375V ~ 2.625V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 70°C (TA)
Package / Case	256-BGA
Supplier Device Package	256-FBGA (17x17)
Purchase URL	https://www.e-xfl.com/product-detail/intel/epf10k50sfc256-2x

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Figure 1 shows a block diagram of the FLEX 10KE architecture. Each group of LEs is combined into an LAB; groups of LABs are arranged into rows and columns. Each row also contains a single EAB. The LABs and EABs are interconnected by the FastTrack Interconnect routing structure. IOEs are located at the end of each row and column of the FastTrack Interconnect routing structure.



FLEX 10KE devices provide six dedicated inputs that drive the flipflops' control inputs and ensure the efficient distribution of high-speed, low-skew (less than 1.5 ns) control signals. These signals use dedicated routing channels that provide shorter delays and lower skews than the FastTrack Interconnect routing structure. Four of the dedicated inputs drive four global signals. These four global signals can also be driven by internal logic, providing an ideal solution for a clock divider or an internally generated asynchronous clear signal that clears many registers in the device.



#### Figure 4. FLEX 10KE Device in Single-Port RAM Mode

#### Note:

(1) EPF10K30E, EPF10K50E, and EPF10K50S devices have 88 EAB local interconnect channels; EPF10K100E, EPF10K130E, EPF10K200E, and EPF10K200S devices have 104 EAB local interconnect channels.

EABs can be used to implement synchronous RAM, which is easier to use than asynchronous RAM. A circuit using asynchronous RAM must generate the RAM write enable signal, while ensuring that its data and address signals meet setup and hold time specifications relative to the write enable signal. In contrast, the EAB's synchronous RAM generates its own write enable signal and is self-timed with respect to the input or write clock. A circuit using the EAB's self-timed RAM must only meet the setup and hold time specifications of the global clock. When used as RAM, each EAB can be configured in any of the following sizes:  $256 \times 16$ ,  $512 \times 8$ ,  $1,024 \times 4$ , or  $2,048 \times 2$  (see Figure 5).



Larger blocks of RAM are created by combining multiple EABs. For example, two  $256 \times 16$  RAM blocks can be combined to form a  $256 \times 32$  block; two  $512 \times 8$  RAM blocks can be combined to form a  $512 \times 16$  block (see Figure 6).





If necessary, all EABs in a device can be cascaded to form a single RAM block. EABs can be cascaded to form RAM blocks of up to 2,048 words without impacting timing. The Altera software automatically combines EABs to meet a designer's RAM specifications.

#### LE Operating Modes

The FLEX 10KE LE can operate in the following four modes:

- Normal mode
- Arithmetic mode
- Up/down counter mode
- Clearable counter mode

Each of these modes uses LE resources differently. In each mode, seven available inputs to the LE—the four data inputs from the LAB local interconnect, the feedback from the programmable register, and the carry-in and cascade-in from the previous LE—are directed to different destinations to implement the desired logic function. Three inputs to the LE provide clock, clear, and preset control for the register. The Altera software, in conjunction with parameterized functions such as LPM and DesignWare functions, automatically chooses the appropriate mode for common functions such as counters, adders, and multipliers. If required, the designer can also create special-purpose functions that use a specific LE operating mode for optimal performance.

The architecture provides a synchronous clock enable to the register in all four modes. The Altera software can set DATA1 to enable the register synchronously, providing easy implementation of fully synchronous designs.

#### **Clearable Counter Mode**

The clearable counter mode is similar to the up/down counter mode, but supports a synchronous clear instead of the up/down control. The clear function is substituted for the cascade-in signal in the up/down counter mode. Use 2 three-input LUTs: one generates the counter data, and the other generates the fast carry bit. Synchronous loading is provided by a 2-to-1 multiplexer. The output of this multiplexer is AND ed with a synchronous clear signal.

## Internal Tri-State Emulation

Internal tri-state emulation provides internal tri-states without the limitations of a physical tri-state bus. In a physical tri-state bus, the tri-state buffers' output enable (OE) signals select which signal drives the bus. However, if multiple OE signals are active, contending signals can be driven onto the bus. Conversely, if no OE signals are active, the bus will float. Internal tri-state emulation resolves contending tri-state buffers to a low value and floating buses to a high value, thereby eliminating these problems. The Altera software automatically implements tri-state bus functionality with a multiplexer.

## Clear & Preset Logic Control

Logic for the programmable register's clear and preset functions is controlled by the DATA3, LABCTRL1, and LABCTRL2 inputs to the LE. The clear and preset control structure of the LE asynchronously loads signals into a register. Either LABCTRL1 or LABCTRL2 can control the asynchronous clear. Alternatively, the register can be set up so that LABCTRL1 implements an asynchronous load. The data to be loaded is driven to DATA3; when LABCTRL1 is asserted, DATA3 is loaded into the register.

During compilation, the Altera Compiler automatically selects the best control signal implementation. Because the clear and preset functions are active-low, the Compiler automatically assigns a logic high to an unused clear or preset.

The clear and preset logic is implemented in one of the following six modes chosen during design entry:

- Asynchronous clear
- Asynchronous preset
- Asynchronous clear and preset
- Asynchronous load with clear
- Asynchronous load with preset
- Asynchronous load without clear or preset

In addition to the six clear and preset modes, FLEX 10KE devices provide a chip-wide reset pin that can reset all registers in the device. Use of this feature is set during design entry. In any of the clear and preset modes, the chip-wide reset overrides all other signals. Registers with asynchronous presets may be preset when the chip-wide reset is asserted. Inversion can be used to implement the asynchronous preset. Figure 12 shows examples of how to setup the preset and clear inputs for the desired functionality.



Tables 12 and 13 summarize the ClockLock and ClockBoost parameters for -1 and -2 speed-grade devices, respectively.

Table 12	ClockLock & ClockBoost Param	eters for -1 Speed-G	ade Device	es		
Symbol	Parameter	Condition	Min	Тур	Max	Unit
t <sub>R</sub>	Input rise time				5	ns
t <sub>F</sub>	Input fall time				5	ns
t <sub>INDUTY</sub>	Input duty cycle		40		60	%
f <sub>CLK1</sub>	Input clock frequency (ClockBoost clock multiplication factor equals 1)		25		180	MHz
f <sub>CLK2</sub>	Input clock frequency (ClockBoost clock multiplication factor equals 2)		16		90	MHz
f <sub>CLKDEV</sub>	Input deviation from user specification in the MAX+PLUS II software (1)				25,000 (2)	PPM
t <sub>INCLKSTB</sub>	Input clock stability (measured between adjacent clocks)				100	ps
t <sub>LOCK</sub>	Time required for ClockLock or ClockBoost to acquire lock (3)				10	μs
t <sub>JITTER</sub>	Jitter on ClockLock or ClockBoost-	$t_{INCLKSTB} < 100$			250	ps
	generated clock (4)	$t_{INCLKSTB} < 50$			200 (4)	ps
t <sub>OUTDUTY</sub>	Duty cycle for ClockLock or ClockBoost-generated clock		40	50	60	%

The VCCINT pins must always be connected to a 2.5-V power supply. With a 2.5-V V<sub>CCINT</sub> level, input voltages are compatible with 2.5-V, 3.3-V, and 5.0-V inputs. The VCCIO pins can be connected to either a 2.5-V or 3.3-V power supply, depending on the output requirements. When the VCCIO pins are connected to a 2.5-V power supply, the output levels are compatible with 2.5-V systems. When the VCCIO pins are connected to a 3.3-V power supply, the output high is at 3.3 V and is therefore compatible with 3.3-V or 5.0-V systems. Devices operating with V<sub>CCIO</sub> levels higher than 3.0 V achieve a faster timing delay of  $t_{OD2}$  instead of  $t_{OD1}$ .

Table 14. FLEX 10KE MultiVolt I/O Support										
V <sub>CCIO</sub> (V)	Inp	out Signal	out Signal	(V)						
	2.5	3.3	5.0	2.5	3.3	5.0				
2.5	~	✓(1)	✓ (1)	~						
3.3	$\checkmark$	$\checkmark$	✓ (1)	✓(2)	$\checkmark$	~				

Table 14 summarizes FLEX 10KE MultiVolt I/O support.

#### Notes:

(1) The PCI clamping diode must be disabled to drive an input with voltages higher than  $V_{\rm CCIO}$ .

(2) When  $V_{CCIO}$  = 3.3 V, a FLEX 10KE device can drive a 2.5-V device that has 3.3-V tolerant inputs.

Open-drain output pins on FLEX 10KE devices (with a pull-up resistor to the 5.0-V supply) can drive 5.0-V CMOS input pins that require a  $V_{\rm IH}$  of 3.5 V. When the open-drain pin is active, it will drive low. When the pin is inactive, the trace will be pulled up to 5.0 V by the resistor. The open-drain pin will only drive low or tri-state; it will never drive high. The rise time is dependent on the value of the pull-up resistor and load impedance. The I<sub>OL</sub> current specification should be considered when selecting a pull-up resistor.

## Power Sequencing & Hot-Socketing

Because FLEX 10KE devices can be used in a mixed-voltage environment, they have been designed specifically to tolerate any possible power-up sequence. The  $V_{\rm CCIO}$  and  $V_{\rm CCINT}$  power planes can be powered in any order.

Signals can be driven into FLEX 10KE devices before and during power up without damaging the device. Additionally, FLEX 10KE devices do not drive out during power up. Once operating conditions are reached, FLEX 10KE devices operate as specified by the user. Figure 20 shows the timing requirements for the JTAG signals.



Figure 20. FLEX 10KE JTAG Waveforms

# Table 18 shows the timing parameters and values for FLEX 10KE devices.

Table 1	Table 18. FLEX 10KE JTAG Timing Parameters & Values									
Symbol	Parameter	Min	Мах	Unit						
t <sub>JCP</sub>	TCK clock period	100		ns						
t <sub>JCH</sub>	TCK clock high time	50		ns						
t <sub>JCL</sub>	TCK clock low time	50		ns						
t <sub>JPSU</sub>	JTAG port setup time	20		ns						
t <sub>JPH</sub>	JTAG port hold time	45		ns						
t <sub>JPCO</sub>	JTAG port clock to output		25	ns						
t <sub>JPZX</sub>	JTAG port high impedance to valid output		25	ns						
t <sub>JPXZ</sub>	JTAG port valid output to high impedance		25	ns						
t <sub>JSSU</sub>	Capture register setup time	20		ns						
t <sub>JSH</sub>	Capture register hold time	45		ns						
t <sub>JSCO</sub>	Update register clock to output		35	ns						
t <sub>JSZX</sub>	Update register high impedance to valid output		35	ns						
t <sub>JSXZ</sub>	Update register valid output to high impedance		35	ns						

Table 22	Table 22. FLEX 10KE 2.5-V Device DC Operating Conditions       Notes (6), (7)								
Symbol	Parameter	Conditions	Min	Тур	Max	Unit			
V <sub>IH</sub>	High-level input voltage		$1.7, 0.5 \times V_{CCIO}$ (8)		5.75	V			
V <sub>IL</sub>	Low-level input voltage		-0.5		0.8, 0.3 × V <sub>CCIO</sub> <i>(8)</i>	V			
V <sub>OH</sub>	3.3-V high-level TTL output voltage	I <sub>OH</sub> = -8 mA DC, V <sub>CCIO</sub> = 3.00 V <i>(</i> 9 <i>)</i>	2.4			V			
	3.3-V high-level CMOS output voltage	I <sub>OH</sub> = -0.1 mA DC, V <sub>CCIO</sub> = 3.00 V <i>(</i> 9 <i>)</i>	V <sub>CCIO</sub> – 0.2			V			
	3.3-V high-level PCI output voltage	$I_{OH} = -0.5 \text{ mA DC},$ $V_{CCIO} = 3.00 \text{ to } 3.60 \text{ V} (9)$	$0.9  imes V_{CCIO}$			V			
	2.5-V high-level output voltage	I <sub>OH</sub> = -0.1 mA DC, V <sub>CCIO</sub> = 2.30 V <i>(</i> 9 <i>)</i>	2.1			V			
		I <sub>OH</sub> = -1 mA DC, V <sub>CCIO</sub> = 2.30 V <i>(9)</i>	2.0			V			
		$I_{OH} = -2 \text{ mA DC},$ $V_{CCIO} = 2.30 \text{ V} (9)$	1.7			V			
V <sub>OL</sub>	3.3-V low-level TTL output voltage	I <sub>OL</sub> = 12 mA DC, V <sub>CCIO</sub> = 3.00 V <i>(10)</i>			0.45	V			
	3.3-V low-level CMOS output voltage	I <sub>OL</sub> = 0.1 mA DC, V <sub>CCIO</sub> = 3.00 V (10)			0.2	V			
	3.3-V low-level PCI output voltage	$I_{OL}$ = 1.5 mA DC, V <sub>CCIO</sub> = 3.00 to 3.60 V (10)			$0.1 \times V_{CCIO}$	V			
	2.5-V low-level output voltage	$I_{OL} = 0.1 \text{ mA DC},$ $V_{CCIO} = 2.30 \text{ V} (10)$			0.2	V			
		I <sub>OL</sub> = 1 mA DC, V <sub>CCIO</sub> = 2.30 V (10)			0.4	V			
		I <sub>OL</sub> = 2 mA DC, V <sub>CCIO</sub> = 2.30 V (10)			0.7	V			
I <sub>I</sub>	Input pin leakage current	$V_{I} = V_{CCIOmax}$ to 0 V (11)	-10		10	μA			
I <sub>OZ</sub>	Tri-stated I/O pin leakage current	$V_{O} = V_{CCIOmax}$ to 0 V (11)	-10		10	μA			
I <sub>CC0</sub>	V <sub>CC</sub> supply current (standby)	V <sub>I</sub> = ground, no load, no toggling inputs		5		mA			
		V <sub>I</sub> = ground, no load, no toggling inputs <i>(12)</i>		10		mA			
$R_{CONF}$	Value of I/O pin pull-	V <sub>CCIO</sub> = 3.0 V (13)	20		50	k¾			
	up resistor before and during configuration	$V_{CCIO} = 2.3 V (13)$	30		80	k¾			

Timing simulation and delay prediction are available with the Altera Simulator and Timing Analyzer, or with industry-standard EDA tools. The Simulator offers both pre-synthesis functional simulation to evaluate logic design accuracy and post-synthesis timing simulation with 0.1-ns resolution. The Timing Analyzer provides point-to-point timing delay information, setup and hold time analysis, and device-wide performance analysis.

Figure 24 shows the overall timing model, which maps the possible paths to and from the various elements of the FLEX 10KE device.



Figures 25 through 28 show the delays that correspond to various paths and functions within the LE, IOE, EAB, and bidirectional timing models.



Figure 28. Synchronous Bidirectional Pin External Timing Model

Tables 24 through 28 describe the FLEX 10KE device internal timing parameters. Tables 29 through 30 describe the FLEX 10KE external timing parameters and their symbols.

Table 24. LE Timing Microparameters (Part 1 of 2)       Note (1)								
Symbol	Parameter	Condition						
t <sub>LUT</sub>	LUT delay for data-in							
t <sub>CLUT</sub>	LUT delay for carry-in							
t <sub>RLUT</sub>	LUT delay for LE register feedback							
t <sub>PACKED</sub>	Data-in to packed register delay							
t <sub>EN</sub>	LE register enable delay							
t <sub>CICO</sub>	Carry-in to carry-out delay							
t <sub>CGEN</sub>	Data-in to carry-out delay							
t <sub>CGENR</sub>	LE register feedback to carry-out delay							
t <sub>CASC</sub>	Cascade-in to cascade-out delay							
t <sub>C</sub>	LE register control signal delay							
t <sub>CO</sub>	LE register clock-to-output delay							
t <sub>COMB</sub>	Combinatorial delay							
t <sub>SU</sub>	LE register setup time for data and enable signals before clock; LE register							
	recovery time after asynchronous clear, preset, or load							
t <sub>H</sub>	LE register hold time for data and enable signals after clock							
t <sub>PRE</sub>	LE register preset delay							

Table 26. EAB Timing Microparameters     Note (1)								
Symbol	Parameter	Conditions						
t <sub>EABDATA1</sub>	Data or address delay to EAB for combinatorial input							
t <sub>EABDATA2</sub>	Data or address delay to EAB for registered input							
t <sub>EABWE1</sub>	Write enable delay to EAB for combinatorial input							
t <sub>EABWE2</sub>	Write enable delay to EAB for registered input							
t <sub>EABRE1</sub>	Read enable delay to EAB for combinatorial input							
t <sub>EABRE2</sub>	Read enable delay to EAB for registered input							
t <sub>EABCLK</sub>	EAB register clock delay							
t <sub>EABCO</sub>	EAB register clock-to-output delay							
t <sub>EABBYPASS</sub>	Bypass register delay							
t <sub>EABSU</sub>	EAB register setup time before clock							
t <sub>EABH</sub>	EAB register hold time after clock							
t <sub>EABCLR</sub>	EAB register asynchronous clear time to output delay							
t <sub>AA</sub>	Address access delay (including the read enable to output delay)							
t <sub>WP</sub>	Write pulse width							
t <sub>RP</sub>	Read pulse width							
t <sub>WDSU</sub>	Data setup time before falling edge of write pulse	(5)						
t <sub>WDH</sub>	Data hold time after falling edge of write pulse	(5)						
t <sub>WASU</sub>	Address setup time before rising edge of write pulse	(5)						
t <sub>WAH</sub>	Address hold time after falling edge of write pulse	(5)						
t <sub>RASU</sub>	Address setup time with respect to the falling edge of the read enable							
t <sub>RAH</sub>	Address hold time with respect to the falling edge of the read enable							
t <sub>WO</sub>	Write enable to data output valid delay							
t <sub>DD</sub>	Data-in to data-out valid delay							
t <sub>EABOUT</sub>	Data-out delay							
t <sub>EABCH</sub>	Clock high time							
t <sub>EABCL</sub>	Clock low time							

Table 34. EPF10K30E Device EAB Internal Timing Macroparameters       Note (1)									
Symbol	-1 Spee	ed Grade	-2 Spee	ed Grade	-3 Spee	ed Grade	Unit		
	Min	Max	Min	Max	Min	Мах			
t <sub>EABAA</sub>		6.4		7.6		8.8	ns		
t <sub>EABRCOMB</sub>	6.4		7.6		8.8		ns		
t <sub>EABRCREG</sub>	4.4		5.1		6.0		ns		
t <sub>EABWP</sub>	2.5		2.9		3.3		ns		
t <sub>EABWCOMB</sub>	6.0		7.0		8.0		ns		
t <sub>EABWCREG</sub>	6.8		7.8		9.0		ns		
t <sub>EABDD</sub>		5.7		6.7		7.7	ns		
t <sub>EABDATACO</sub>		0.8		0.9		1.1	ns		
t <sub>EABDATASU</sub>	1.5		1.7		2.0		ns		
t <sub>EABDATAH</sub>	0.0		0.0		0.0		ns		
t <sub>EABWESU</sub>	1.3		1.4		1.7		ns		
t <sub>EABWEH</sub>	0.0		0.0		0.0		ns		
t <sub>EABWDSU</sub>	1.5		1.7		2.0		ns		
t <sub>EABWDH</sub>	0.0		0.0		0.0		ns		
t <sub>EABWASU</sub>	3.0		3.6		4.3		ns		
t <sub>EABWAH</sub>	0.5		0.5		0.4		ns		
t <sub>EABWO</sub>		5.1		6.0		6.8	ns		

Table 35. EPF10K30E Device Interconnect Timing Microparameters       Note (1)										
Symbol	-1 Spee	d Grade	-2 Spee	-2 Speed Grade		ed Grade	Unit			
	Min	Max	Min	Max	Min	Max				
t <sub>DIN2IOE</sub>		1.8		2.4		2.9	ns			
t <sub>DIN2LE</sub>		1.5		1.8		2.4	ns			
t <sub>DIN2DATA</sub>		1.5		1.8		2.2	ns			
t <sub>DCLK2IOE</sub>		2.2		2.6		3.0	ns			
t <sub>DCLK2LE</sub>		1.5		1.8		2.4	ns			
t <sub>SAMELAB</sub>		0.1		0.2		0.3	ns			
t <sub>SAMEROW</sub>		2.0		2.4		2.7	ns			
t <sub>SAMECOLUMN</sub>		0.7		1.0		0.8	ns			
t <sub>DIFFROW</sub>		2.7		3.4		3.5	ns			
t <sub>TWOROWS</sub>		4.7		5.8		6.2	ns			
t <sub>LEPERIPH</sub>		2.7		3.4		3.8	ns			
t <sub>LABCARRY</sub>		0.3		0.4		0.5	ns			
t <sub>LABCASC</sub>		0.8		0.8		1.1	ns			

Table 36. EPF10K30E External Timing Parameters     Notes (1), (2)											
Symbol	-1 Speed Grade		bol -1 Speed Grade -2 Speed Grade		-3 Spee	ed Grade	Unit				
	Min	Max	Min	Max	Min	Max					
t <sub>DRR</sub>		8.0		9.5		12.5	ns				
t <sub>INSU</sub> (3)	2.1		2.5		3.9		ns				
t <sub>INH</sub> (3)	0.0		0.0		0.0		ns				
t <sub>оитсо</sub> (3)	2.0	4.9	2.0	5.9	2.0	7.6	ns				
t <sub>INSU</sub> (4)	1.1		1.5		-		ns				
t <sub>INH</sub> (4)	0.0		0.0		-		ns				
t <sub>оитсо</sub> (4)	0.5	3.9	0.5	4.9	-	-	ns				
t <sub>PCISU</sub>	3.0		4.2		-		ns				
t <sub>PCIH</sub>	0.0		0.0		-		ns				
t <sub>PCICO</sub>	2.0	6.0	2.0	7.5	-	-	ns				

Table 58. EPF10K130E External Bidirectional Timing Parameters       Notes (1), (2)										
Symbol	-1 Speed Grade		-2 Spee	-2 Speed Grade		ed Grade	Unit			
	Min	Max	Min	Max	Min	Max				
t <sub>INSUBIDIR</sub> (3)	2.2		2.4		3.2		ns			
t <sub>INHBIDIR</sub> (3)	0.0		0.0		0.0		ns			
t <sub>INSUBIDIR</sub> (4)	2.8		3.0		-		ns			
t <sub>INHBIDIR</sub> (4)	0.0		0.0		-		ns			
toutcobidir (3)	2.0	5.0	2.0	7.0	2.0	9.2	ns			
t <sub>XZBIDIR</sub> (3)		5.6		8.1		10.8	ns			
t <sub>ZXBIDIR</sub> (3)		5.6		8.1		10.8	ns			
toutcobidir (4)	0.5	4.0	0.5	6.0	_	-	ns			
t <sub>XZBIDIR</sub> (4)		4.6		7.1		-	ns			
t <sub>ZXBIDIR</sub> (4)		4.6		7.1		-	ns			

#### Notes to tables:

(1) All timing parameters are described in Tables 24 through 30 in this data sheet.

(2) These parameters are specified by characterization.

(3) This parameter is measured without the use of the ClockLock or ClockBoost circuits.

(4) This parameter is measured with the use of the ClockLock or ClockBoost circuits.

# Tables 59 through 65 show EPF10K200E device internal and external timing parameters.

Table 59. EPF10K200E Device LE Timing Microparameters (Part 1 of 2)       Note (1)										
Symbol	-1 Spee	ed Grade	-2 Spee	-2 Speed Grade		d Grade	Unit			
	Min	Max	Min	Max	Min	Max				
t <sub>LUT</sub>		0.7		0.8		1.2	ns			
t <sub>CLUT</sub>		0.4		0.5		0.6	ns			
t <sub>RLUT</sub>		0.6		0.7		0.9	ns			
t <sub>PACKED</sub>		0.3		0.5		0.7	ns			
t <sub>EN</sub>		0.4		0.5		0.6	ns			
t <sub>CICO</sub>		0.2		0.2		0.3	ns			
t <sub>CGEN</sub>		0.4		0.4		0.6	ns			
t <sub>CGENR</sub>		0.2		0.2		0.3	ns			
t <sub>CASC</sub>		0.7		0.8		1.2	ns			
t <sub>C</sub>		0.5		0.6		0.8	ns			
t <sub>CO</sub>		0.5		0.6		0.8	ns			
t <sub>COMB</sub>		0.4		0.6		0.8	ns			
t <sub>SU</sub>	0.4		0.6		0.7		ns			

Table 64. EPF10K200E External Timing Parameters       Notes (1), (2)									
Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit		
	Min	Max	Min	Max	Min	Max			
t <sub>DRR</sub>		10.0		12.0		16.0	ns		
t <sub>INSU</sub>	2.8		3.4		4.4		ns		
t <sub>INH</sub>	0.0		0.0		0.0		ns		
t <sub>оитсо</sub>	2.0	4.5	2.0	5.3	2.0	7.8	ns		
t <sub>PCISU</sub>	3.0		6.2		-		ns		
t <sub>PCIH</sub>	0.0		0.0		-		ns		
t <sub>PCICO</sub>	2.0	6.0	2.0	8.9	-	-	ns		

Table 65. EPF10K200E External Bidirectional Timing Parameters Notes (1), (2)

Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit	
	Min	Max	Min	Max	Min	Max		
t <sub>INSUBIDIR</sub>	3.0		4.0		5.5		ns	
t <sub>INHBIDIR</sub>	0.0		0.0		0.0		ns	
t <sub>OUTCOBIDIR</sub>	2.0	4.5	2.0	5.3	2.0	7.8	ns	
t <sub>XZBIDIR</sub>		8.1		9.5		13.0	ns	
tZXBIDIR		8.1		9.5		13.0	ns	

#### Notes to tables:

(1) All timing parameters are described in Tables 24 through 30 in this data sheet.

(2) These parameters are specified by characterization.

Tables 66 through 79 show EPF10K50S and EPF10K200S device external timing parameters.

Table 66. EPF10K50S Device LE Timing Microparameters (Part 1 of 2)       Note (1)									
Symbol	-1 Spee	ed Grade	-2 Spee	d Grade	-3 Speed Grade		Unit		
	Min	Max	Min	Max	Min	Max			
t <sub>LUT</sub>		0.6		0.8		1.1	ns		
t <sub>CLUT</sub>		0.5		0.6		0.8	ns		
t <sub>RLUT</sub>		0.6		0.7		0.9	ns		
t <sub>PACKED</sub>		0.2		0.3		0.4	ns		
t <sub>EN</sub>		0.6		0.7		0.9	ns		
t <sub>CICO</sub>		0.1		0.1		0.1	ns		
t <sub>CGEN</sub>		0.4		0.5		0.6	ns		

Table 73. EPF10k	200S Device	e Internal &	External Tir	ming Param	eters N	lote (1)	
Symbol	-1 Speed Grade		-2 Spee	-2 Speed Grade		ed Grade	Unit
	Min	Max	Min	Max	Min	Max	
t <sub>LUT</sub>		0.7		0.8		1.2	ns
t <sub>CLUT</sub>		0.4		0.5		0.6	ns
t <sub>RLUT</sub>		0.5		0.7		0.9	ns
t <sub>PACKED</sub>		0.4		0.5		0.7	ns
t <sub>EN</sub>		0.6		0.5		0.6	ns
t <sub>CICO</sub>		0.1		0.2		0.3	ns
t <sub>CGEN</sub>		0.3		0.4		0.6	ns
t <sub>CGENR</sub>		0.1		0.2		0.3	ns
t <sub>CASC</sub>		0.7		0.8		1.2	ns
t <sub>C</sub>		0.5		0.6		0.8	ns
t <sub>CO</sub>		0.5		0.6		0.8	ns
t <sub>COMB</sub>		0.3		0.6		0.8	ns
t <sub>SU</sub>	0.4		0.6		0.7		ns
t <sub>H</sub>	1.0		1.1		1.5		ns
t <sub>PRE</sub>		0.4		0.6		0.8	ns
t <sub>CLR</sub>		0.5		0.6		0.8	ns
t <sub>CH</sub>	2.0		2.5		3.0		ns
t <sub>CL</sub>	2.0		2.5		3.0		ns

 Table 74. EPF10K200S Device IOE Timing Microparameters (Part 1 of 2)
 Note (1)

Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit
	Min	Max	Min	Max	Min	Max	
t <sub>IOD</sub>		1.8		1.9		2.6	ns
t <sub>IOC</sub>		0.3		0.3		0.5	ns
t <sub>IOCO</sub>		1.7		1.9		2.6	ns
t <sub>IOCOMB</sub>		0.5		0.6		0.8	ns
t <sub>IOSU</sub>	0.8		0.9		1.2		ns
t <sub>IOH</sub>	0.4		0.8		1.1		ns
t <sub>IOCLR</sub>		0.2		0.2		0.3	ns
t <sub>OD1</sub>		1.3		0.7		0.9	ns
t <sub>OD2</sub>		0.8		0.2		0.4	ns
t <sub>OD3</sub>		2.9		3.0		3.9	ns
t <sub>XZ</sub>		5.0		5.3		7.1	ns
t <sub>ZX1</sub>		5.0		5.3		7.1	ns

Table 77. EPF10K200S Device Interconnect Timing Microparameters (Part 2 of 2)       Note (1)									
Symbol	-1 Spee	eed Grade -2 Speed Grade		-3 Spee	d Grade	Unit			
	Min	Мах	Min	Max	Min	Max			
t <sub>LABCASC</sub>		0.5		1.0		1.4	ns		

 Table 78. EPF10K200S External Timing Parameters
 Note (1)

		-					
Symbol	-1 Spee	-1 Speed Grade		-2 Speed Grade		d Grade	Unit
	Min	Max	Min	Max	Min	Max	
t <sub>DRR</sub>		9.0		12.0		16.0	ns
t <sub>INSU</sub> (2)	3.1		3.7		4.7		ns
t <sub>INH</sub> (2)	0.0		0.0		0.0		ns
t <sub>оитсо</sub> (2)	2.0	3.7	2.0	4.4	2.0	6.3	ns
t <sub>INSU</sub> (3)	2.1		2.7		-		ns
t <sub>INH</sub> (3)	0.0		0.0		-		ns
t <sub>OUTCO</sub> (3)	0.5	2.7	0.5	3.4	-	-	ns
t <sub>PCISU</sub>	3.0		4.2		-		ns
t <sub>PCIH</sub>	0.0		0.0		-		ns
t <sub>PCICO</sub>	2.0	6.0	2.0	8.9	-	-	ns

Table 79. EPF10K200S External Bidirectional Timing Parameters Note (1) Symbol -1 Speed Grade -2 Speed Grade -3 Speed Grade Unit Min Max Min Max Min Max t<sub>INSUBIDIR</sub> (2) 2.3 3.4 4.4 ns 0.0 t<sub>INHBIDIR</sub> (2) 0.0 0.0 ns tINSUBIDIR (3) 3.3 4.4 \_ ns t<sub>INHBIDIR</sub> (3) 0.0 0.0 \_ ns toutcobidir (2) 2.0 3.7 2.0 4.4 2.0 6.3 ns t<sub>XZBIDIR</sub> (2) 6.9 7.6 9.2 ns 5.9 t<sub>ZXBIDIR</sub> (2) 6.6 \_ ns toutcobidir (3) 0.5 2.7 0.5 3.4 \_ \_ ns t<sub>XZBIDIR</sub> (3) 6.9 7.6 9.2 ns t<sub>ZXBIDIR</sub> (3) 5.9 6.6 \_ ns

# Notes to tables:

(1) All timing parameters are described in Tables 24 through 30 in this data sheet.

(2) This parameter is measured without the use of the ClockLock or ClockBoost circuits.

(3) This parameter is measured with the use of the ClockLock or ClockBoost circuits.

#### **Altera Corporation**



101 Innovation Drive San Jose, CA 95134 (408) 544-7000 http://www.altera.com Applications Hotline: (800) 800-EPLD Literature Services: lit\_reg@altera.com Copyright © 2003 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of Altera Corporation in the U.S. and other countries. All other product or service names are the property of their respective holders. Altera products are protected under numerous U.S. and foreign patents and pending

applications, maskwork rights, and copyrights. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera Corporation. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.



Altera Corporation



100