E·XFI

Altera - EPF10K50SFC484-2X Datasheet



Welcome to <u>E-XFL.COM</u>

Understanding Embedded - FPGAs (Field Programmable Gate Array)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Deta	ails	S
------	------	---

Details	
Product Status	Active
Number of LABs/CLBs	360
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	220
Number of Gates	-
Voltage - Supply	2.375V ~ 2.625V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 70°C (TA)
Package / Case	484-BBGA
Supplier Device Package	484-FBGA (23x23)
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=epf10k50sfc484-2x

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table 4. FLEX 10KE Package Sizes									
Device	144- Pin TQFP	208-Pin PQFP	240-Pin PQFP RQFP	256-Pin FineLine BGA	356- Pin BGA	484-Pin FineLine BGA	599-Pin PGA	600- Pin BGA	672-Pin FineLine BGA
Pitch (mm)	0.50	0.50	0.50	1.0	1.27	1.0	-	1.27	1.0
Area (mm ²)	484	936	1,197	289	1,225	529	3,904	2,025	729
$\begin{array}{l} \text{Length} \times \text{width} \\ \text{(mm} \times \text{mm)} \end{array}$	22 × 22	30.6 × 30.6	34.6×34.6	17 × 17	35×35	23 × 23	62.5 × 62.5	45×45	27 × 27

General Description

Altera FLEX 10KE devices are enhanced versions of FLEX 10K devices. Based on reconfigurable CMOS SRAM elements, the FLEX architecture incorporates all features necessary to implement common gate array megafunctions. With up to 200,000 typical gates, FLEX 10KE devices provide the density, speed, and features to integrate entire systems, including multiple 32-bit buses, into a single device.

The ability to reconfigure FLEX 10KE devices enables 100% testing prior to shipment and allows the designer to focus on simulation and design verification. FLEX 10KE reconfigurability eliminates inventory management for gate array designs and generation of test vectors for fault coverage.

Table 5 shows FLEX 10KE performance for some common designs. All performance values were obtained with Synopsys DesignWare or LPM functions. Special design techniques are not required to implement the applications; the designer simply infers or instantiates a function in a Verilog HDL, VHDL, Altera Hardware Description Language (AHDL), or schematic design file.

Functional Description

Each FLEX 10KE device contains an enhanced embedded array to implement memory and specialized logic functions, and a logic array to implement general logic.

The embedded array consists of a series of EABs. When implementing memory functions, each EAB provides 4,096 bits, which can be used to create RAM, ROM, dual-port RAM, or first-in first-out (FIFO) functions. When implementing logic, each EAB can contribute 100 to 600 gates towards complex logic functions, such as multipliers, microcontrollers, state machines, and DSP functions. EABs can be used independently, or multiple EABs can be combined to implement larger functions.

The logic array consists of logic array blocks (LABs). Each LAB contains eight LEs and a local interconnect. An LE consists of a four-input look-up table (LUT), a programmable flipflop, and dedicated signal paths for carry and cascade functions. The eight LEs can be used to create medium-sized blocks of logic—such as 8-bit counters, address decoders, or state machines—or combined across LABs to create larger logic blocks. Each LAB represents about 96 usable gates of logic.

Signal interconnections within FLEX 10KE devices (as well as to and from device pins) are provided by the FastTrack Interconnect routing structure, which is a series of fast, continuous row and column channels that run the entire length and width of the device.

Each I/O pin is fed by an I/O element (IOE) located at the end of each row and column of the FastTrack Interconnect routing structure. Each IOE contains a bidirectional I/O buffer and a flipflop that can be used as either an output or input register to feed input, output, or bidirectional signals. When used with a dedicated clock pin, these registers provide exceptional performance. As inputs, they provide setup times as low as 0.9 ns and hold times of 0 ns. As outputs, these registers provide clock-to-output times as low as 3.0 ns. IOEs provide a variety of features, such as JTAG BST support, slew-rate control, tri-state buffers, and open-drain outputs.

Embedded Array Block

The EAB is a flexible block of RAM, with registers on the input and output ports, that is used to implement common gate array megafunctions. Because it is large and flexible, the EAB is suitable for functions such as multipliers, vector scalars, and error correction circuits. These functions can be combined in applications such as digital filters and microcontrollers.

Logic functions are implemented by programming the EAB with a readonly pattern during configuration, thereby creating a large LUT. With LUTs, combinatorial functions are implemented by looking up the results, rather than by computing them. This implementation of combinatorial functions can be faster than using algorithms implemented in general logic, a performance advantage that is further enhanced by the fast access times of EABs. The large capacity of EABs enables designers to implement complex functions in one logic level without the routing delays associated with linked LEs or field-programmable gate array (FPGA) RAM blocks. For example, a single EAB can implement any function with 8 inputs and 16 outputs. Parameterized functions such as LPM functions can take advantage of the EAB automatically.

The FLEX 10KE EAB provides advantages over FPGAs, which implement on-board RAM as arrays of small, distributed RAM blocks. These small FPGA RAM blocks must be connected together to make RAM blocks of manageable size. The RAM blocks are connected together using multiplexers implemented with more logic blocks. These extra multiplexers cause extra delay, which slows down the RAM block. FPGA RAM blocks are also prone to routing problems because small blocks of RAM must be connected together to make larger blocks. In contrast, EABs can be used to implement large, dedicated blocks of RAM that eliminate these timing and routing concerns.

The FLEX 10KE enhanced EAB adds dual-port capability to the existing EAB structure. The dual-port structure is ideal for FIFO buffers with one or two clocks. The FLEX 10KE EAB can also support up to 16-bit-wide RAM blocks and is backward-compatible with any design containing FLEX 10K EABs. The FLEX 10KE EAB can act in dual-port or single-port mode. When in dual-port mode, separate clocks may be used for EAB read and write sections, which allows the EAB to be written and read at different rates. It also has separate synchronous clock enable signals for the EAB read and write sections, which allow independent control of these sections.

Cascade Chain

With the cascade chain, the FLEX 10KE architecture can implement functions that have a very wide fan-in. Adjacent LUTs can be used to compute portions of the function in parallel; the cascade chain serially connects the intermediate values. The cascade chain can use a logical AND or logical OR (via De Morgan's inversion) to connect the outputs of adjacent LEs. An a delay as low as 0.6 ns per LE, each additional LE provides four more inputs to the effective width of a function. Cascade chain logic can be created automatically by the Altera Compiler during design processing, or manually by the designer during design entry.

Cascade chains longer than eight bits are implemented automatically by linking several LABs together. For easier routing, a long cascade chain skips every other LAB in a row. A cascade chain longer than one LAB skips either from even-numbered LAB to even-numbered LAB, or from odd-numbered LAB to odd-numbered LAB (e.g., the last LE of the first LAB in a row cascades to the first LE of the third LAB). The cascade chain does not cross the center of the row (e.g., in the EPF10K50E device, the cascade chain stops at the eighteenth LAB and a new one begins at the nineteenth LAB). This break is due to the EAB's placement in the middle of the row.

Figure 10 shows how the cascade function can connect adjacent LEs to form functions with a wide fan-in. These examples show functions of 4n variables implemented with n LEs. The LE delay is 0.9 ns; the cascade chain delay is 0.6 ns. With the cascade chain, 2.7 ns are needed to decode a 16-bit address.



Figure 10. FLEX 10KE Cascade Chain Operation

Altera Corporation

Normal Mode

The normal mode is suitable for general logic applications and wide decoding functions that can take advantage of a cascade chain. In normal mode, four data inputs from the LAB local interconnect and the carry-in are inputs to a four-input LUT. The Altera Compiler automatically selects the carry-in or the DATA3 signal as one of the inputs to the LUT. The LUT output can be combined with the cascade-in signal to form a cascade chain through the cascade-out signal. Either the register or the LUT can be used to drive both the local interconnect and the FastTrack Interconnect routing structure at the same time.

The LUT and the register in the LE can be used independently (register packing). To support register packing, the LE has two outputs; one drives the local interconnect, and the other drives the FastTrack Interconnect routing structure. The DATA4 signal can drive the register directly, allowing the LUT to compute a function that is independent of the registered signal; a three-input function can be computed in the LUT, and a fourth independent signal can be registered. Alternatively, a four-input function can be generated, and one of the inputs to this function can be used to drive the register. The register in a packed LE can still use the clock enable, clear, and preset signals in the LE. In a packed LE, the register can drive the FastTrack Interconnect routing structure while the LUT drives the local interconnect, or vice versa.

Arithmetic Mode

The arithmetic mode offers 2 three-input LUTs that are ideal for implementing adders, accumulators, and comparators. One LUT computes a three-input function; the other generates a carry output. As shown in Figure 11 on page 22, the first LUT uses the carry-in signal and two data inputs from the LAB local interconnect to generate a combinatorial or registered output. For example, in an adder, this output is the sum of three signals: a, b, and carry-in. The second LUT uses the same three signals to generate a carry-out signal, thereby creating a carry chain. The arithmetic mode also supports simultaneous use of the cascade chain.

Up/Down Counter Mode

The up/down counter mode offers counter enable, clock enable, synchronous up/down control, and data loading options. These control signals are generated by the data inputs from the LAB local interconnect, the carry-in signal, and output feedback from the programmable register. Use 2 three-input LUTs: one generates the counter data, and the other generates the fast carry bit. A 2-to-1 multiplexer provides synchronous loading. Data can also be loaded asynchronously with the clear and preset register control signals without using the LUT resources.

In addition to the six clear and preset modes, FLEX 10KE devices provide a chip-wide reset pin that can reset all registers in the device. Use of this feature is set during design entry. In any of the clear and preset modes, the chip-wide reset overrides all other signals. Registers with asynchronous presets may be preset when the chip-wide reset is asserted. Inversion can be used to implement the asynchronous preset. Figure 12 shows examples of how to setup the preset and clear inputs for the desired functionality.



Asynchronous Clear

The flipflop can be cleared by either LABCTRL1 or LABCTRL2. In this mode, the preset signal is tied to VCC to deactivate it.

Asynchronous Preset

An asynchronous preset is implemented as an asynchronous load, or with an asynchronous clear. If DATA3 is tied to VCC, asserting LABCTRL1 asynchronously loads a one into the register. Alternatively, the Altera software can provide preset control by using the clear and inverting the input and output of the register. Inversion control is available for the inputs to both LEs and IOEs. Therefore, if a register is preset by only one of the two LABCTRL signals, the DATA3 input is not needed and can be used for one of the LE operating modes.

Asynchronous Preset & Clear

When implementing asynchronous clear and preset, LABCTRL1 controls the preset and LABCTRL2 controls the clear. DATA3 is tied to VCC, so that asserting LABCTRL1 asynchronously loads a one into the register, effectively presetting the register. Asserting LABCTRL2 clears the register.

Asynchronous Load with Clear

When implementing an asynchronous load in conjunction with the clear, LABCTRL1 implements the asynchronous load of DATA3 by controlling the register preset and clear. LABCTRL2 implements the clear by controlling the register clear; LABCTRL2 does not have to feed the preset circuits.

Asynchronous Load with Preset

When implementing an asynchronous load in conjunction with preset, the Altera software provides preset control by using the clear and inverting the input and output of the register. Asserting LABCTRL2 presets the register, while asserting LABCTRL1 loads the register. The Altera software inverts the signal that drives DATA3 to account for the inversion of the register's output.

Asynchronous Load without Preset or Clear

When implementing an asynchronous load without preset or clear, LABCTRL1 implements the asynchronous load of DATA3 by controlling the register preset and clear.

Row-to-IOE Connections

When an IOE is used as an input signal, it can drive two separate row channels. The signal is accessible by all LEs within that row. When an IOE is used as an output, the signal is driven by a multiplexer that selects a signal from the row channels. Up to eight IOEs connect to each side of each row channel (see Figure 16).

Figure 16. FLEX 10KE Row-to-IOE Connections The values for m and n are provided in Table 10.

IOE1 m Row FastTrack



Table 10 lists the	FLEX 10KE row-to	o-IOE interconnect resources.
--------------------	------------------	-------------------------------

Table 10. FLEX 10KE Row-to-IOE Interconnect Resources					
Device	Channels per Row (n)	Row Channels per Pin (m)			
EPF10K30E	216	27			
EPF10K50E	216	27			
EPF10K50S					
EPF10K100E	312	39			
EPF10K130E	312	39			
EPF10K200E EPF10K200S	312	39			

 \bigcirc

IEEE Std. 1149.1 (JTAG) Boundary-Scan Support

All FLEX 10KE devices provide JTAG BST circuitry that complies with the IEEE Std. 1149.1-1990 specification. FLEX 10KE devices can also be configured using the JTAG pins through the BitBlaster or ByteBlasterMV download cable, or via hardware that uses the Jam[™] STAPL programming and test language. JTAG boundary-scan testing can be performed before or after configuration, but not during configuration. FLEX 10KE devices support the JTAG instructions shown in Table 15.

Table 15. FLEX 10KE JTAG Instructions				
JTAG Instruction	Description			
SAMPLE/PRELOAD	Allows a snapshot of signals at the device pins to be captured and examined during normal device operation, and permits an initial data pattern to be output at the device pins.			
EXTEST	Allows the external circuitry and board-level interconnections to be tested by forcing a test pattern at the output pins and capturing test results at the input pins.			
BYPASS	Places the 1-bit bypass register between the TDI and TDO pins, which allows the BST data to pass synchronously through a selected device to adjacent devices during normal device operation.			
USERCODE	Selects the user electronic signature (USERCODE) register and places it between the TDI and TDO pins, allowing the USERCODE to be serially shifted out of TDO.			
IDCODE	Selects the IDCODE register and places it between TDI and TDO, allowing the IDCODE to be serially shifted out of TDO.			
ICR Instructions	These instructions are used when configuring a FLEX 10KE device via JTAG ports with a BitBlaster or ByteBlasterMV download cable, or using a Jam File (.jam) or Jam Byte-Code File (.jbc) via an embedded processor.			

The instruction register length of FLEX 10KE devices is 10 bits. The USERCODE register length in FLEX 10KE devices is 32 bits; 7 bits are determined by the user, and 25 bits are pre-determined. Tables 16 and 17 show the boundary-scan register length and device IDCODE information for FLEX 10KE devices.

Table 16. FLEX 10KE Boundary-Scan Register Length				
Device	Boundary-Scan Register Length			
EPF10K30E	690			
EPF10K50E	798			
EPF10K50S				
EPF10K100E	1,050			
EPF10K130E	1,308			
EPF10K200E	1,446			
EPF10K200S				

Table 17. 32-Bit IDCODE for FLEX 10KE Devices Note (1)							
Device		IDCODE (32 Bits)					
	Version (4 Bits)	Part Number (16 Bits)	Manufacturer's Identity (11 Bits)	1 (1 Bit) (2)			
EPF10K30E	0001	0001 0000 0011 0000	00001101110	1			
EPF10K50E EPF10K50S	0001	0001 0000 0101 0000	00001101110	1			
EPF10K100E	0010	0000 0001 0000 0000	00001101110	1			
EPF10K130E	0001	0000 0001 0011 0000	00001101110	1			
EPF10K200E EPF10K200S	0001	0000 0010 0000 0000	00001101110	1			

Notes:

(1) The most significant bit (MSB) is on the left.

(2) The least significant bit (LSB) for all JTAG IDCODEs is 1.

FLEX 10KE devices include weak pull-up resistors on the JTAG pins.



For more information, see the following documents:

- Application Note 39 (IEEE Std. 1149.1 (JTAG) Boundary-Scan Testing in Altera Devices)
- BitBlaster Serial Download Cable Data Sheet
- ByteBlasterMV Parallel Port Download Cable Data Sheet
- Jam Programming & Test Language Specification



Figure 26. FLEX 10KE Device IOE Timing Model

Figure 27. FLEX 10KE Device EAB Timing Model



Table 24. LE Timing Microparameters (Part 2 of 2) Note (1)					
Symbol	Condition				
t _{CLR}	LE register clear delay				
t _{CH}	Minimum clock high time from clock pin				
t _{CL}	Minimum clock low time from clock pin				

Table 25. IOE Timing MicroparametersNote (1)					
Symbol	Parameter	Conditions			
t _{IOD}	IOE data delay				
t _{IOC}	IOE register control signal delay				
t _{IOCO}	IOE register clock-to-output delay				
t _{IOCOMB}	IOE combinatorial delay				
t _{IOSU}	IOE register setup time for data and enable signals before clock; IOE register recovery time after asynchronous clear				
t _{IOH}	IOE register hold time for data and enable signals after clock				
t _{IOCLR}	IOE register clear time				
t _{OD1}	Output buffer and pad delay, slow slew rate = off, V_{CCIO} = 3.3 V	C1 = 35 pF (2)			
t _{OD2}	Output buffer and pad delay, slow slew rate = off, V_{CCIO} = 2.5 V	C1 = 35 pF (3)			
t _{OD3}	Output buffer and pad delay, slow slew rate = on	C1 = 35 pF (4)			
t _{XZ}	IOE output buffer disable delay				
t _{ZX1}	IOE output buffer enable delay, slow slew rate = off, V_{CCIO} = 3.3 V	C1 = 35 pF (2)			
t _{ZX2}	IOE output buffer enable delay, slow slew rate = off, V_{CCIO} = 2.5 V	C1 = 35 pF (3)			
t _{ZX3}	IOE output buffer enable delay, slow slew rate = on	C1 = 35 pF (4)			
t _{INREG}	IOE input pad and buffer to IOE register delay				
t _{IOFD}	IOE register feedback delay				
t _{INCOMB}	IOE input pad and buffer to FastTrack Interconnect delay				

Table 30. External Bidirectional Timing Parameters Note (9)					
Symbol	Parameter	Conditions			
^t insubidir	Setup time for bi-directional pins with global clock at same-row or same- column LE register				
t _{INHBIDIR}	Hold time for bidirectional pins with global clock at same-row or same-column LE register				
t _{INH}	Hold time with global clock at IOE register				
t _{OUTCOBIDIR}	Clock-to-output delay for bidirectional pins with global clock at IOE register	C1 = 35 pF			
t _{XZBIDIR}	Synchronous IOE output buffer disable delay	C1 = 35 pF			
t _{ZXBIDIR}	Synchronous IOE output buffer enable delay, slow slew rate= off	C1 = 35 pF			

Notes to tables:

- (1) Microparameters are timing delays contributed by individual architectural elements. These parameters cannot be measured explicitly.
- (2) Operating conditions: VCCIO = $3.3 \text{ V} \pm 10\%$ for commercial or industrial use.
- (3) Operating conditions: VCCIO = 2.5 V ±5% for commercial or industrial use in EPF10K30E, EPF10K50S, EPF10K100E, EPF10K130E, and EPF10K200S devices.
- (4) Operating conditions: VCCIO = 3.3 V.
- (5) Because the RAM in the EAB is self-timed, this parameter can be ignored when the WE signal is registered.
- (6) EAB macroparameters are internal parameters that can simplify predicting the behavior of an EAB at its boundary; these parameters are calculated by summing selected microparameters.
- (7) These parameters are worst-case values for typical applications. Post-compilation timing simulation and timing analysis are required to determine actual worst-case performance.
- (8) Contact Altera Applications for test circuit specifications and test conditions.
- (9) This timing parameter is sample-tested only.
- (10) This parameter is measured with the measurement and test conditions, including load, specified in the PCI Local Bus Specification, revision 2.2.

Table 35. EPF10K30E Device Interconnect Timing Microparameters Note (1)							
Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit
	Min	Max	Min	Max	Min	Max	
t _{DIN2IOE}		1.8		2.4		2.9	ns
t _{DIN2LE}		1.5		1.8		2.4	ns
t _{DIN2DATA}		1.5		1.8		2.2	ns
t _{DCLK2IOE}		2.2		2.6		3.0	ns
t _{DCLK2LE}		1.5		1.8		2.4	ns
t _{SAMELAB}		0.1		0.2		0.3	ns
t _{SAMEROW}		2.0		2.4		2.7	ns
t _{SAMECOLUMN}		0.7		1.0		0.8	ns
t _{DIFFROW}		2.7		3.4		3.5	ns
t _{TWOROWS}		4.7		5.8		6.2	ns
t _{LEPERIPH}		2.7		3.4		3.8	ns
t _{LABCARRY}		0.3		0.4		0.5	ns
t _{LABCASC}		0.8		0.8		1.1	ns

Table 36. EPF10	K30E Externa	al Timing Pa	rameters	Notes (1), ((2)		
Symbol	-1 Spee	-1 Speed Grade		-2 Speed Grade		ed Grade	Unit
	Min	Max	Min	Max	Min	Max	
t _{DRR}		8.0		9.5		12.5	ns
t _{INSU} (3)	2.1		2.5		3.9		ns
t _{INH} (3)	0.0		0.0		0.0		ns
t _{оитсо} (3)	2.0	4.9	2.0	5.9	2.0	7.6	ns
t _{INSU} (4)	1.1		1.5		-		ns
t _{INH} (4)	0.0		0.0		-		ns
t _{оитсо} (4)	0.5	3.9	0.5	4.9	-	-	ns
t _{PCISU}	3.0		4.2		-		ns
t _{PCIH}	0.0		0.0		-		ns
t _{PCICO}	2.0	6.0	2.0	7.5	-	-	ns

Table 38. EPF10K50E Device LE Timing Microparameters (Part 2 of 2) Note (1)										
Symbol	-1 Spee	d Grade	-2 Speed Grade		-3 Speed Grade		Unit			
	Min	Max	Min	Max	Min	Max				
t _H	0.9		1.0		1.4		ns			
t _{PRE}		0.5		0.6		0.8	ns			
t _{CLR}		0.5		0.6		0.8	ns			
t _{CH}	2.0		2.5		3.0		ns			
t _{CL}	2.0		2.5		3.0		ns			

Table 39. EPF10K50E Device IOE Timing Microparameters Note (1)										
Symbol	-1 Speed Grade		-2 Spee	ed Grade	-3 Speed Grade		Unit			
	Min	Max	Min	Max	Min	Max				
t _{IOD}		2.2		2.4		3.3	ns			
t _{IOC}		0.3		0.3		0.5	ns			
t _{IOCO}		1.0		1.0		1.4	ns			
t _{IOCOMB}		0.0		0.0		0.2	ns			
t _{IOSU}	1.0		1.2		1.7		ns			
t _{IOH}	0.3		0.3		0.5		ns			
t _{IOCLR}		0.9		1.0		1.4	ns			
t _{OD1}		0.8		0.9		1.2	ns			
t _{OD2}		0.3		0.4		0.7	ns			
t _{OD3}		3.0		3.5		3.5	ns			
t _{XZ}		1.4		1.7		2.3	ns			
t _{ZX1}		1.4		1.7		2.3	ns			
t _{ZX2}		0.9		1.2		1.8	ns			
t _{ZX3}		3.6		4.3		4.6	ns			
t _{INREG}		4.9		5.8		7.8	ns			
t _{IOFD}		2.8		3.3		4.5	ns			
t _{INCOMB}		2.8		3.3		4.5	ns			

Table 40. EPF10K50E Device EAB Internal Microparameters Note (1)									
Symbol	-1 Speed Grade		-2 Speed Grade		-3 Spee	ed Grade	Unit		
	Min	Max	Min	Max	Min	Max			
t _{EABDATA1}		1.7		2.0		2.7	ns		
t _{EABDATA1}		0.6		0.7		0.9	ns		
t _{EABWE1}		1.1		1.3		1.8	ns		
t _{EABWE2}		0.4		0.4		0.6	ns		
t _{EABRE1}		0.8		0.9		1.2	ns		
t _{EABRE2}		0.4		0.4		0.6	ns		
t _{EABCLK}		0.0		0.0		0.0	ns		
t _{EABCO}		0.3		0.3		0.5	ns		
t _{EABBYPASS}		0.5		0.6		0.8	ns		
t _{EABSU}	0.9		1.0		1.4		ns		
t _{EABH}	0.4		0.4		0.6		ns		
t _{EABCLR}	0.3		0.3		0.5		ns		
t _{AA}		3.2		3.8		5.1	ns		
t _{WP}	2.5		2.9		3.9		ns		
t _{RP}	0.9		1.1		1.5		ns		
t _{WDSU}	0.9		1.0		1.4		ns		
t _{WDH}	0.1		0.1		0.2		ns		
t _{WASU}	1.7		2.0		2.7		ns		
t _{WAH}	1.8		2.1		2.9		ns		
t _{RASU}	3.1		3.7		5.0		ns		
t _{RAH}	0.2		0.2		0.3		ns		
t _{WO}		2.5		2.9		3.9	ns		
t _{DD}		2.5		2.9		3.9	ns		
t _{EABOUT}		0.5		0.6		0.8	ns		
t _{EABCH}	1.5		2.0		2.5		ns		
t _{EABCL}	2.5		2.9		3.9		ns		

Table 48. EPF10K	100E Device	e EAB Interna	al Timing M	acroparame	ters (Part 2	of 2) No	ote (1)
Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit
	Min	Max	Min	Max	Min	Max	
t _{EABWCOMB}	5.9		7.7		10.3		ns
t _{EABWCREG}	5.4		7.0		9.4		ns
t _{EABDD}		3.4		4.5		5.9	ns
t _{EABDATACO}		0.5		0.7		0.8	ns
t _{EABDATASU}	0.8		1.0		1.4		ns
t _{EABDATAH}	0.1		0.1		0.2		ns
t _{EABWESU}	1.1		1.4		1.9		ns
t _{EABWEH}	0.0		0.0		0.0		ns
t _{EABWDSU}	1.0		1.3		1.7		ns
t _{EABWDH}	0.2		0.2		0.3		ns
t _{EABWASU}	4.1		5.2		6.8		ns
t _{EABWAH}	0.0		0.0		0.0		ns
t _{EABWO}		3.4		4.5		5.9	ns

 Table 49. EPF10K100E Device Interconnect Timing Microparameters
 Note (1)

Symbol	-1 Speed Grade		-2 Spee	d Grade	-3 Speed Grade		Unit
	Min	Max	Min	Max	Min	Max	
t _{DIN2IOE}		3.1		3.6		4.4	ns
t _{DIN2LE}		0.3		0.4		0.5	ns
t _{DIN2DATA}		1.6		1.8		2.0	ns
t _{DCLK2IOE}		0.8		1.1		1.4	ns
t _{DCLK2LE}		0.3		0.4		0.5	ns
t _{SAMELAB}		0.1		0.1		0.2	ns
t _{SAMEROW}		1.5		2.5		3.4	ns
t _{SAMECOLUMN}		0.4		1.0		1.6	ns
t _{DIFFROW}		1.9		3.5		5.0	ns
t _{TWOROWS}		3.4		6.0		8.4	ns
t _{LEPERIPH}		4.3		5.4		6.5	ns
t _{LABCARRY}		0.5		0.7		0.9	ns
t _{LABCASC}		0.8		1.0		1.4	ns

Table 56. EPF10K130E Device Interconnect Timing Microparameters Note (1)									
Symbol	-1 Speed Grade		-2 Spee	-2 Speed Grade		ed Grade	Unit		
	Min	Max	Min	Max	Min	Max			
t _{DIN2IOE}		2.8		3.5		4.4	ns		
t _{DIN2LE}		0.7		1.2		1.6	ns		
t _{DIN2DATA}		1.6		1.9		2.2	ns		
t _{DCLK2IOE}		1.6		2.1		2.7	ns		
t _{DCLK2LE}		0.7		1.2		1.6	ns		
t _{SAMELAB}		0.1		0.2		0.2	ns		
t _{SAMEROW}		1.9		3.4		5.1	ns		
t _{SAMECOLUMN}		0.9		2.6		4.4	ns		
t _{DIFFROW}		2.8		6.0		9.5	ns		
t _{TWOROWS}		4.7		9.4		14.6	ns		
t _{LEPERIPH}		3.1		4.7		6.9	ns		
t _{LABCARRY}		0.6		0.8		1.0	ns		
t _{LABCASC}		0.9		1.2		1.6	ns		

Table 57. EPF10K130E External Timing ParametersNotes (1), (2)										
Symbol	-1 Speed Grade		-2 Spee	-2 Speed Grade		d Grade	Unit			
	Min	Max	Min	Max	Min	Max				
t _{DRR}		9.0		12.0		16.0	ns			
t _{INSU} (3)	1.9		2.1		3.0		ns			
t _{INH} (3)	0.0		0.0		0.0		ns			
t _{оитсо} (3)	2.0	5.0	2.0	7.0	2.0	9.2	ns			
t _{INSU} (4)	0.9		1.1		-		ns			
t _{INH} (4)	0.0		0.0		-		ns			
t _{оитсо} (4)	0.5	4.0	0.5	6.0	-	-	ns			
t _{PCISU}	3.0		6.2		-		ns			
t _{PCIH}	0.0		0.0		-		ns			
t _{PCICO}	2.0	6.0	2.0	6.9	-	-	ns			

Table 58. EPF10K130E External Bidirectional Timing Parameters Notes (1), (2)									
Symbol	-1 Speed Grade		-2 Spee	d Grade	-3 Spee	ed Grade	Unit		
	Min	Max	Min	Max	Min	Max			
t _{INSUBIDIR} (3)	2.2		2.4		3.2		ns		
t _{INHBIDIR} (3)	0.0		0.0		0.0		ns		
t _{INSUBIDIR} (4)	2.8		3.0		-		ns		
t _{INHBIDIR} (4)	0.0		0.0		-		ns		
toutcobidir (3)	2.0	5.0	2.0	7.0	2.0	9.2	ns		
t _{XZBIDIR} (3)		5.6		8.1		10.8	ns		
t _{ZXBIDIR} (3)		5.6		8.1		10.8	ns		
toutcobidir (4)	0.5	4.0	0.5	6.0	_	-	ns		
t _{XZBIDIR} (4)		4.6		7.1		-	ns		
t _{ZXBIDIR} (4)		4.6		7.1		-	ns		

Notes to tables:

(1) All timing parameters are described in Tables 24 through 30 in this data sheet.

(2) These parameters are specified by characterization.

(3) This parameter is measured without the use of the ClockLock or ClockBoost circuits.

(4) This parameter is measured with the use of the ClockLock or ClockBoost circuits.

Tables 59 through 65 show EPF10K200E device internal and external timing parameters.

Table 59. EPF10K200E Device LE Timing Microparameters (Part 1 of 2) Note (1)										
Symbol	-1 Spee	-1 Speed Grade		-2 Speed Grade		d Grade	Unit			
	Min	Max	Min	Max	Min	Max				
t _{LUT}		0.7		0.8		1.2	ns			
t _{CLUT}		0.4		0.5		0.6	ns			
t _{RLUT}		0.6		0.7		0.9	ns			
t _{PACKED}		0.3		0.5		0.7	ns			
t _{EN}		0.4		0.5		0.6	ns			
t _{CICO}		0.2		0.2		0.3	ns			
t _{CGEN}		0.4		0.4		0.6	ns			
t _{CGENR}		0.2		0.2		0.3	ns			
t _{CASC}		0.7		0.8		1.2	ns			
t _C		0.5		0.6		0.8	ns			
t _{CO}		0.5		0.6		0.8	ns			
t _{COMB}		0.4		0.6		0.8	ns			
t _{SU}	0.4		0.6		0.7		ns			

Table 77. EPF10K200S Device Interconnect Timing Microparameters (Part 2 of 2) Note (1)										
Symbol	-1 Spee	d Grade -2 Speed Grade			-3 Spee	d Grade	Unit			
	Min	Мах	Min	Max	Min	Max				
t _{LABCASC}		0.5		1.0		1.4	ns			

 Table 78. EPF10K200S External Timing Parameters
 Note (1)

		-					
Symbol	-1 Speed Grade		-2 Spee	d Grade	-3 Speed Grade		Unit
	Min	Max	Min	Max	Min	Max	
t _{DRR}		9.0		12.0		16.0	ns
t _{INSU} (2)	3.1		3.7		4.7		ns
t _{INH} (2)	0.0		0.0		0.0		ns
t _{оитсо} (2)	2.0	3.7	2.0	4.4	2.0	6.3	ns
t _{INSU} (3)	2.1		2.7		-		ns
t _{INH} (3)	0.0		0.0		-		ns
t _{OUTCO} (3)	0.5	2.7	0.5	3.4	-	-	ns
t _{PCISU}	3.0		4.2		-		ns
t _{PCIH}	0.0		0.0		-		ns
t _{PCICO}	2.0	6.0	2.0	8.9	-	-	ns

Table 79. EPF10K200S External Bidirectional Timing Parameters Note (1) Symbol -1 Speed Grade -2 Speed Grade -3 Speed Grade Unit Min Max Min Max Min Max t_{INSUBIDIR} (2) 2.3 3.4 4.4 ns 0.0 t_{INHBIDIR} (2) 0.0 0.0 ns tINSUBIDIR (3) 3.3 4.4 _ ns t_{INHBIDIR} (3) 0.0 0.0 _ ns toutcobidir (2) 2.0 3.7 2.0 4.4 2.0 6.3 ns t_{XZBIDIR} (2) 6.9 7.6 9.2 ns 5.9 t_{ZXBIDIR} (2) 6.6 _ ns toutcobidir (3) 0.5 2.7 0.5 3.4 _ _ ns t_{XZBIDIR} (3) 6.9 7.6 9.2 ns t_{ZXBIDIR} (3) 5.9 6.6 _ ns

Notes to tables:

(1) All timing parameters are described in Tables 24 through 30 in this data sheet.

(2) This parameter is measured without the use of the ClockLock or ClockBoost circuits.

(3) This parameter is measured with the use of the ClockLock or ClockBoost circuits.

Altera Corporation