



Welcome to [E-XFL.COM](#)

### **Understanding Embedded - FPGAs (Field Programmable Gate Array)**

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### **Details**

|                                |   |
|--------------------------------|---|
| Product Status                 | Active  |
| Number of LABs/CLBs            | 360   |
| Number of Logic Elements/Cells | 2880  |
| Total RAM Bits                 | 40960   |
| Number of I/O                  | 147   |
| Number of Gates                | 199000  |
| Voltage - Supply               | 2.375V ~ 2.625V   |
| Mounting Type                  | Surface Mount   |
| Operating Temperature          | 0°C ~ 70°C (TA)   |
| Package / Case                 | 208-BFQFP   |
| Supplier Device Package        | 208-PQFP (28x28)  |
| Purchase URL                   | <a href="https://www.e-xfl.com/pro/item?MUrl=&amp;PartUrl=epf10k50sqc208-1n">https://www.e-xfl.com/pro/item?MUrl=&amp;PartUrl=epf10k50sqc208-1n</a> |

- Software design support and automatic place-and-route provided by Altera’s development systems for Windows-based PCs and Sun SPARCstation, and HP 9000 Series 700/800
- Flexible package options
  - Available in a variety of packages with 144 to 672 pins, including the innovative FineLine BGA™ packages (see [Tables 3 and 4](#))
  - SameFrame™ pin-out compatibility between FLEX 10KA and FLEX 10KE devices across a range of device densities and pin counts
- Additional design entry and simulation support provided by EDIF 2 0 0 and 3 0 0 netlist files, library of parameterized modules (LPM), DesignWare components, Verilog HDL, VHDL, and other interfaces to popular EDA tools from manufacturers such as Cadence, Exemplar Logic, Mentor Graphics, OrCAD, Synopsys, Synplicity, VeriBest, and Viewlogic

*Table 3. FLEX 10KE Package Options & I/O Pin Count*      *Notes (1), (2)*

| Device     | 144-Pin<br>TQFP | 208-Pin<br>PQFP | 240-Pin<br>PQFP<br>RQFP | 256-Pin<br>FineLine<br>BGA | 356-Pin<br>BGA | 484-Pin<br>FineLine<br>BGA | 599-Pin<br>PGA | 600-Pin<br>BGA | 672-Pin<br>FineLine<br>BGA |
|------------|-----------------|-----------------|-------------------------|----------------------------|----------------|----------------------------|----------------|----------------|----------------------------|
| EPF10K30E  | 102             | 147             |                         | 176                        |                | 220                        |                |                | 220 (3)                    |
| EPF10K50E  | 102             | 147             | 189                     | 191                        |                | 254                        |                |                | 254 (3)                    |
| EPF10K50S  | 102             | 147             | 189                     | 191                        | 220            | 254                        |                |                | 254 (3)                    |
| EPF10K100E |                 | 147             | 189                     | 191                        | 274            | 338                        |                |                | 338 (3)                    |
| EPF10K130E |                 |                 | 186                     |                            | 274            | 369                        |                | 424            | 413                        |
| EPF10K200E |                 |                 |                         |                            |                |                            | 470            | 470            | 470                        |
| EPF10K200S |                 |                 | 182                     |                            | 274            | 369                        | 470            | 470            | 470                        |

**Notes:**

- (1) FLEX 10KE device package types include thin quad flat pack (TQFP), plastic quad flat pack (PQFP), power quad flat pack (RQFP), pin-grid array (PGA), and ball-grid array (BGA) packages.
- (2) Devices in the same package are pin-compatible, although some devices have more I/O pins than others. When planning device migration, use the I/O pins that are common to all devices.
- (3) This option is supported with a 484-pin FineLine BGA package. By using SameFrame pin migration, all FineLine BGA packages are pin-compatible. For example, a board can be designed to support 256-pin, 484-pin, and 672-pin FineLine BGA packages. The Altera software automatically avoids conflicting pins when future migration is set.

## Embedded Array Block

The EAB is a flexible block of RAM, with registers on the input and output ports, that is used to implement common gate array megafunctions. Because it is large and flexible, the EAB is suitable for functions such as multipliers, vector scalars, and error correction circuits. These functions can be combined in applications such as digital filters and microcontrollers.


Logic functions are implemented by programming the EAB with a read-only pattern during configuration, thereby creating a large LUT. With LUTs, combinatorial functions are implemented by looking up the results, rather than by computing them. This implementation of combinatorial functions can be faster than using algorithms implemented in general logic, a performance advantage that is further enhanced by the fast access times of EABs. The large capacity of EABs enables designers to implement complex functions in one logic level without the routing delays associated with linked LEs or field-programmable gate array (FPGA) RAM blocks. For example, a single EAB can implement any function with 8 inputs and 16 outputs. Parameterized functions such as LPM functions can take advantage of the EAB automatically.

The FLEX 10KE EAB provides advantages over FPGAs, which implement on-board RAM as arrays of small, distributed RAM blocks. These small FPGA RAM blocks must be connected together to make RAM blocks of manageable size. The RAM blocks are connected together using multiplexers implemented with more logic blocks. These extra multiplexers cause extra delay, which slows down the RAM block. FPGA RAM blocks are also prone to routing problems because small blocks of RAM must be connected together to make larger blocks. In contrast, EABs can be used to implement large, dedicated blocks of RAM that eliminate these timing and routing concerns.

The FLEX 10KE enhanced EAB adds dual-port capability to the existing EAB structure. The dual-port structure is ideal for FIFO buffers with one or two clocks. The FLEX 10KE EAB can also support up to 16-bit-wide RAM blocks and is backward-compatible with any design containing FLEX 10K EABs. The FLEX 10KE EAB can act in dual-port or single-port mode. When in dual-port mode, separate clocks may be used for EAB read and write sections, which allows the EAB to be written and read at different rates. It also has separate synchronous clock enable signals for the EAB read and write sections, which allow independent control of these sections.

The EAB can also use Altera megafunctions to implement dual-port RAM applications where both ports can read or write, as shown in [Figure 3](#).

*Figure 3. FLEX 10KE EAB in Dual-Port RAM Mode*



The FLEX 10KE EAB can be used in a single-port mode, which is useful for backward-compatibility with FLEX 10K designs (see [Figure 4](#)).

Each LAB provides four control signals with programmable inversion that can be used in all eight LEs. Two of these signals can be used as clocks, the other two can be used for clear/preset control. The LAB clocks can be driven by the dedicated clock input pins, global signals, I/O signals, or internal signals via the LAB local interconnect. The LAB preset and clear control signals can be driven by the global signals, I/O signals, or internal signals via the LAB local interconnect. The global control signals are typically used for global clock, clear, or preset signals because they provide asynchronous control with very low skew across the device. If logic is required on a control signal, it can be generated in one or more LE in any LAB and driven into the local interconnect of the target LAB. In addition, the global control signals can be generated from LE outputs.

### Logic Element

The LE, the smallest unit of logic in the FLEX 10KE architecture, has a compact size that provides efficient logic utilization. Each LE contains a four-input LUT, which is a function generator that can quickly compute any function of four variables. In addition, each LE contains a programmable flipflop with a synchronous clock enable, a carry chain, and a cascade chain. Each LE drives both the local and the FastTrack Interconnect routing structure (see [Figure 8](#)).

Figure 8. FLEX 10KE Logic Element




Figure 9 shows how an  $n$ -bit full adder can be implemented in  $n + 1$  LEs with the carry chain. One portion of the LUT generates the sum of two bits using the input signals and the carry-in signal; the sum is routed to the output of the LE. The register can be bypassed for simple adders or used for an accumulator function. Another portion of the LUT and the carry chain logic generates the carry-out signal, which is routed directly to the carry-in signal of the next-higher-order bit. The final carry-out signal is routed to an LE, where it can be used as a general-purpose signal.

Figure 9. FLEX 10KE Carry Chain Operation ( $n$ -Bit Full Adder)





Figure 11 shows the LE operating modes.

Figure 11. FLEX 10KE LE Operating Modes



### Normal Mode

The normal mode is suitable for general logic applications and wide decoding functions that can take advantage of a cascade chain. In normal mode, four data inputs from the LAB local interconnect and the carry-in are inputs to a four-input LUT. The Altera Compiler automatically selects the carry-in or the `DATA3` signal as one of the inputs to the LUT. The LUT output can be combined with the cascade-in signal to form a cascade chain through the cascade-out signal. Either the register or the LUT can be used to drive both the local interconnect and the FastTrack Interconnect routing structure at the same time.

The LUT and the register in the LE can be used independently (register packing). To support register packing, the LE has two outputs; one drives the local interconnect, and the other drives the FastTrack Interconnect routing structure. The `DATA4` signal can drive the register directly, allowing the LUT to compute a function that is independent of the registered signal; a three-input function can be computed in the LUT, and a fourth independent signal can be registered. Alternatively, a four-input function can be generated, and one of the inputs to this function can be used to drive the register. The register in a packed LE can still use the clock enable, clear, and preset signals in the LE. In a packed LE, the register can drive the FastTrack Interconnect routing structure while the LUT drives the local interconnect, or vice versa.

### Arithmetic Mode

The arithmetic mode offers 2 three-input LUTs that are ideal for implementing adders, accumulators, and comparators. One LUT computes a three-input function; the other generates a carry output. As shown in [Figure 11](#) on [page 22](#), the first LUT uses the carry-in signal and two data inputs from the LAB local interconnect to generate a combinatorial or registered output. For example, in an adder, this output is the sum of three signals: `a`, `b`, and carry-in. The second LUT uses the same three signals to generate a carry-out signal, thereby creating a carry chain. The arithmetic mode also supports simultaneous use of the cascade chain.

### Up/Down Counter Mode

The up/down counter mode offers counter enable, clock enable, synchronous up/down control, and data loading options. These control signals are generated by the data inputs from the LAB local interconnect, the carry-in signal, and output feedback from the programmable register. Use 2 three-input LUTs: one generates the counter data, and the other generates the fast carry bit. A 2-to-1 multiplexer provides synchronous loading. Data can also be loaded asynchronously with the clear and preset register control signals without using the LUT resources.



### **Asynchronous Clear**

The flipflop can be cleared by either LABCTRL1 or LABCTRL2. In this mode, the preset signal is tied to VCC to deactivate it.

### **Asynchronous Preset**

An asynchronous preset is implemented as an asynchronous load, or with an asynchronous clear. If DATA3 is tied to VCC, asserting LABCTRL1 asynchronously loads a one into the register. Alternatively, the Altera software can provide preset control by using the clear and inverting the input and output of the register. Inversion control is available for the inputs to both LEs and IOEs. Therefore, if a register is preset by only one of the two LABCTRL signals, the DATA3 input is not needed and can be used for one of the LE operating modes.

### **Asynchronous Preset & Clear**

When implementing asynchronous clear and preset, LABCTRL1 controls the preset and LABCTRL2 controls the clear. DATA3 is tied to VCC, so that asserting LABCTRL1 asynchronously loads a one into the register, effectively presetting the register. Asserting LABCTRL2 clears the register.

### **Asynchronous Load with Clear**

When implementing an asynchronous load in conjunction with the clear, LABCTRL1 implements the asynchronous load of DATA3 by controlling the register preset and clear. LABCTRL2 implements the clear by controlling the register clear; LABCTRL2 does not have to feed the preset circuits.

### **Asynchronous Load with Preset**

When implementing an asynchronous load in conjunction with preset, the Altera software provides preset control by using the clear and inverting the input and output of the register. Asserting LABCTRL2 presets the register, while asserting LABCTRL1 loads the register. The Altera software inverts the signal that drives DATA3 to account for the inversion of the register's output.

### **Asynchronous Load without Preset or Clear**


When implementing an asynchronous load without preset or clear, LABCTRL1 implements the asynchronous load of DATA3 by controlling the register preset and clear.

## SameFrame Pin-Outs

FLEX 10KE devices support the SameFrame pin-out feature for FineLine BGA packages. The SameFrame pin-out feature is the arrangement of balls on FineLine BGA packages such that the lower-ball-count packages form a subset of the higher-ball-count packages. SameFrame pin-outs provide the flexibility to migrate not only from device to device within the same package, but also from one package to another. A given printed circuit board (PCB) layout can support multiple device density/package combinations. For example, a single board layout can support a range of devices from an EPF10K30E device in a 256-pin FineLine BGA package to an EPF10K200S device in a 672-pin FineLine BGA package.

The Altera software provides support to design PCBs with SameFrame pin-out devices. Devices can be defined for present and future use. The Altera software generates pin-outs describing how to lay out a board to take advantage of this migration (see [Figure 18](#)).


Figure 18. SameFrame Pin-Out Example



Timing simulation and delay prediction are available with the Altera Simulator and Timing Analyzer, or with industry-standard EDA tools. The Simulator offers both pre-synthesis functional simulation to evaluate logic design accuracy and post-synthesis timing simulation with 0.1-ns resolution. The Timing Analyzer provides point-to-point timing delay information, setup and hold time analysis, and device-wide performance analysis.

Figure 24 shows the overall timing model, which maps the possible paths to and from the various elements of the FLEX 10KE device.

Figure 24. FLEX 10KE Device Timing Model



Figures 25 through 28 show the delays that correspond to various paths and functions within the LE, IOE, EAB, and bidirectional timing models.

Figure 26. FLEX 10KE Device IOE Timing Model




Figure 27. FLEX 10KE Device EAB Timing Model




Table 24. LE Timing Microparameters (Part 2 of 2) *Note (1)*

| Symbol    | Parameter                              | Condition |
|-----------|--|-----------|
| $t_{CLR}$ | LE register clear delay                |           |
| $t_{CH}$  | Minimum clock high time from clock pin |           |
| $t_{CL}$  | Minimum clock low time from clock pin  |           |

Table 25. IOE Timing Microparameters *Note (1)*

| Symbol       | Parameter   | Conditions     |
|--------------|---|----------------|
| $t_{IOD}$    | IOE data delay  |                |
| $t_{IOC}$    | IOE register control signal delay   |                |
| $t_{IOCO}$   | IOE register clock-to-output delay  |                |
| $t_{IOCOMB}$ | IOE combinatorial delay   |                |
| $t_{IOSU}$   | IOE register setup time for data and enable signals before clock; IOE register recovery time after asynchronous clear |                |
| $t_{IOH}$    | IOE register hold time for data and enable signals after clock  |                |
| $t_{IOCLR}$  | IOE register clear time   |                |
| $t_{OD1}$    | Output buffer and pad delay, slow slew rate = off, $V_{CCIO} = 3.3\text{ V}$  | C1 = 35 pF (2) |
| $t_{OD2}$    | Output buffer and pad delay, slow slew rate = off, $V_{CCIO} = 2.5\text{ V}$  | C1 = 35 pF (3) |
| $t_{OD3}$    | Output buffer and pad delay, slow slew rate = on  | C1 = 35 pF (4) |
| $t_{XZ}$     | IOE output buffer disable delay   |                |
| $t_{ZX1}$    | IOE output buffer enable delay, slow slew rate = off, $V_{CCIO} = 3.3\text{ V}$                                       | C1 = 35 pF (2) |
| $t_{ZX2}$    | IOE output buffer enable delay, slow slew rate = off, $V_{CCIO} = 2.5\text{ V}$                                       | C1 = 35 pF (3) |
| $t_{ZX3}$    | IOE output buffer enable delay, slow slew rate = on   | C1 = 35 pF (4) |
| $t_{INREG}$  | IOE input pad and buffer to IOE register delay  |                |
| $t_{IOFD}$   | IOE register feedback delay   |                |
| $t_{INCOMB}$ | IOE input pad and buffer to FastTrack Interconnect delay  |                |

**Table 28. Interconnect Timing Microparameters** *Note (1)*


| Symbol           | Parameter  | Conditions |
|------------------|--|------------|
| $t_{DIN2IOE}$    | Delay from dedicated input pin to IOE control input  | (7)        |
| $t_{DIN2LE}$     | Delay from dedicated input pin to LE or EAB control input  | (7)        |
| $t_{DCLK2IOE}$   | Delay from dedicated clock pin to IOE clock  | (7)        |
| $t_{DCLK2LE}$    | Delay from dedicated clock pin to LE or EAB clock  | (7)        |
| $t_{DIN2DATA}$   | Delay from dedicated input or clock to LE or EAB data  | (7)        |
| $t_{SAMELAB}$    | Routing delay for an LE driving another LE in the same LAB   |            |
| $t_{SAMEROW}$    | Routing delay for a row IOE, LE, or EAB driving a row IOE, LE, or EAB in the same row                                | (7)        |
| $t_{SAMECOLUMN}$ | Routing delay for an LE driving an IOE in the same column  | (7)        |
| $t_{DIFFROW}$    | Routing delay for a column IOE, LE, or EAB driving an LE or EAB in a different row                                   | (7)        |
| $t_{TWOROWS}$    | Routing delay for a row IOE or EAB driving an LE or EAB in a different row   | (7)        |
| $t_{LEPERIPH}$   | Routing delay for an LE driving a control signal of an IOE via the peripheral control bus                            | (7)        |
| $t_{LABCARRY}$   | Routing delay for the carry-out signal of an LE driving the carry-in signal of a different LE in a different LAB     |            |
| $t_{LABCASC}$    | Routing delay for the cascade-out signal of an LE driving the cascade-in signal of a different LE in a different LAB |            |

**Table 29. External Timing Parameters**


| Symbol      | Parameter  | Conditions |
|-------------|--|------------|
| $t_{DRR}$   | Register-to-register delay via four LEs, three row interconnects, and four local interconnects | (8)        |
| $t_{INSU}$  | Setup time with global clock at IOE register   | (9)        |
| $t_{INH}$   | Hold time with global clock at IOE register  | (9)        |
| $t_{OUTCO}$ | Clock-to-output delay with global clock at IOE register  | (9)        |
| $t_{PCISU}$ | Setup time with global clock for registers used in PCI designs                                 | (9),(10)   |
| $t_{PCIH}$  | Hold time with global clock for registers used in PCI designs                                  | (9),(10)   |
| $t_{PCICO}$ | Clock-to-output delay with global clock for registers used in PCI designs                      | (9),(10)   |

Figure 30. EAB Synchronous Timing Waveforms

**EAB Synchronous Read**



**EAB Synchronous Write (EAB Output Registers Used)**



Tables 31 through 37 show EPF10K30E device internal and external timing parameters.

**Table 31. EPF10K30E Device LE Timing Microparameters (Part 1 of 2) Note (1)**

| Symbol       | -1 Speed Grade |     | -2 Speed Grade |     | -3 Speed Grade |     | Unit |
|--------------|----------------|-----|----------------|-----|----------------|-----|------|
|              | Min            | Max | Min            | Max | Min            | Max |      |
| $t_{LUT}$    |                | 0.7 |                | 0.8 |                | 1.1 | ns   |
| $t_{CLUT}$   |                | 0.5 |                | 0.6 |                | 0.8 | ns   |
| $t_{RLUT}$   |                | 0.6 |                | 0.7 |                | 1.0 | ns   |
| $t_{PACKED}$ |                | 0.3 |                | 0.4 |                | 0.5 | ns   |
| $t_{EN}$     |                | 0.6 |                | 0.8 |                | 1.0 | ns   |
| $t_{CICO}$   |                | 0.1 |                | 0.1 |                | 0.2 | ns   |
| $t_{CGEN}$   |                | 0.4 |                | 0.5 |                | 0.7 | ns   |

**Table 37. EPF10K30E External Bidirectional Timing Parameters** *Notes (1), (2)*

| Symbol                      | -1 Speed Grade |     | -2 Speed Grade |     | -3 Speed Grade |     | Unit |
|-----------------------------|----------------|-----|----------------|-----|----------------|-----|------|
|                             | Min            | Max | Min            | Max | Min            | Max |      |
| $t_{\text{INSUBIDIR}}$ (3)  | 2.8            |     | 3.9            |     | 5.2            |     | ns   |
| $t_{\text{INHBIDIR}}$ (3)   | 0.0            |     | 0.0            |     | 0.0            |     | ns   |
| $t_{\text{INSUBIDIR}}$ (4)  | 3.8            |     | 4.9            |     | –              |     | ns   |
| $t_{\text{INHBIDIR}}$ (4)   | 0.0            |     | 0.0            |     | –              |     | ns   |
| $t_{\text{OUTCOBIDIR}}$ (3) | 2.0            | 4.9 | 2.0            | 5.9 | 2.0            | 7.6 | ns   |
| $t_{\text{XZBIDIR}}$ (3)    |                | 6.1 |                | 7.5 |                | 9.7 | ns   |
| $t_{\text{ZXBIDIR}}$ (3)    |                | 6.1 |                | 7.5 |                | 9.7 | ns   |
| $t_{\text{OUTCOBIDIR}}$ (4) | 0.5            | 3.9 | 0.5            | 4.9 | –              | –   | ns   |
| $t_{\text{XZBIDIR}}$ (4)    |                | 5.1 |                | 6.5 |                | –   | ns   |
| $t_{\text{ZXBIDIR}}$ (4)    |                | 5.1 |                | 6.5 |                | –   | ns   |

**Notes to tables:**

- (1) All timing parameters are described in Tables 24 through 30 in this data sheet.
- (2) These parameters are specified by characterization.
- (3) This parameter is measured without the use of the ClockLock or ClockBoost circuits.
- (4) This parameter is measured with the use of the ClockLock or ClockBoost circuits.

Tables 38 through 44 show EPF10K50E device internal and external timing parameters.

**Table 38. EPF10K50E Device LE Timing Microparameters (Part 1 of 2)** *Note (1)*

| Symbol              | -1 Speed Grade |     | -2 Speed Grade |     | -3 Speed Grade |     | Unit |
|---------------------|----------------|-----|----------------|-----|----------------|-----|------|
|                     | Min            | Max | Min            | Max | Min            | Max |      |
| $t_{\text{LUT}}$    |                | 0.6 |                | 0.9 |                | 1.3 | ns   |
| $t_{\text{CLUT}}$   |                | 0.5 |                | 0.6 |                | 0.8 | ns   |
| $t_{\text{RLUT}}$   |                | 0.7 |                | 0.8 |                | 1.1 | ns   |
| $t_{\text{PACKED}}$ |                | 0.4 |                | 0.5 |                | 0.6 | ns   |
| $t_{\text{EN}}$     |                | 0.6 |                | 0.7 |                | 0.9 | ns   |
| $t_{\text{CICO}}$   |                | 0.2 |                | 0.2 |                | 0.3 | ns   |
| $t_{\text{CGEN}}$   |                | 0.5 |                | 0.5 |                | 0.8 | ns   |
| $t_{\text{CGENR}}$  |                | 0.2 |                | 0.2 |                | 0.3 | ns   |
| $t_{\text{CASC}}$   |                | 0.8 |                | 1.0 |                | 1.4 | ns   |
| $t_{\text{C}}$      |                | 0.5 |                | 0.6 |                | 0.8 | ns   |
| $t_{\text{CO}}$     |                | 0.7 |                | 0.7 |                | 0.9 | ns   |
| $t_{\text{COMB}}$   |                | 0.5 |                | 0.6 |                | 0.8 | ns   |
| $t_{\text{SU}}$     | 0.7            |     | 0.7            |     | 0.8            |     | ns   |



**Table 43. EPF10K50E External Timing Parameters** *Notes (1), (2)*

| Symbol             | -1 Speed Grade |     | -2 Speed Grade |      | -3 Speed Grade |      | Unit |
|--------------------|----------------|-----|----------------|------|----------------|------|------|
|                    | Min            | Max | Min            | Max  | Min            | Max  |      |
| $t_{\text{DRR}}$   |                | 8.5 |                | 10.0 |                | 13.5 | ns   |
| $t_{\text{INSU}}$  | 2.7            |     | 3.2            |      | 4.3            |      | ns   |
| $t_{\text{INH}}$   | 0.0            |     | 0.0            |      | 0.0            |      | ns   |
| $t_{\text{OUTCO}}$ | 2.0            | 4.5 | 2.0            | 5.2  | 2.0            | 7.3  | ns   |
| $t_{\text{PCISU}}$ | 3.0            |     | 4.2            |      | -              |      | ns   |
| $t_{\text{PCIH}}$  | 0.0            |     | 0.0            |      | -              |      | ns   |
| $t_{\text{PCICO}}$ | 2.0            | 6.0 | 2.0            | 7.7  | -              | -    | ns   |

**Table 44. EPF10K50E External Bidirectional Timing Parameters** *Notes (1), (2)*

| Symbol                  | -1 Speed Grade |     | -2 Speed Grade |     | -3 Speed Grade |      | Unit |
|-------------------------|----------------|-----|----------------|-----|----------------|------|------|
|                         | Min            | Max | Min            | Max | Min            | Max  |      |
| $t_{\text{INSUBIDIR}}$  | 2.7            |     | 3.2            |     | 4.3            |      | ns   |
| $t_{\text{INHBIDIR}}$   | 0.0            |     | 0.0            |     | 0.0            |      | ns   |
| $t_{\text{OUTCOBIDIR}}$ | 2.0            | 4.5 | 2.0            | 5.2 | 2.0            | 7.3  | ns   |
| $t_{\text{XZBIDIR}}$    |                | 6.8 |                | 7.8 |                | 10.1 | ns   |
| $t_{\text{ZXBIDIR}}$    |                | 6.8 |                | 7.8 |                | 10.1 | ns   |

**Notes to tables:**

- (1) All timing parameters are described in [Tables 24](#) through [30](#) in this data sheet.
- (2) These parameters are specified by characterization.

[Tables 45](#) through [51](#) show EPF10K100E device internal and external timing parameters.

**Table 45. EPF10K100E Device LE Timing Microparameters** *Note (1)*

| Symbol              | -1 Speed Grade |     | -2 Speed Grade |     | -3 Speed Grade |     | Unit |
|---------------------|----------------|-----|----------------|-----|----------------|-----|------|
|                     | Min            | Max | Min            | Max | Min            | Max |      |
| $t_{\text{LUT}}$    |                | 0.7 |                | 1.0 |                | 1.5 | ns   |
| $t_{\text{CLUT}}$   |                | 0.5 |                | 0.7 |                | 0.9 | ns   |
| $t_{\text{RLUT}}$   |                | 0.6 |                | 0.8 |                | 1.1 | ns   |
| $t_{\text{PACKED}}$ |                | 0.3 |                | 0.4 |                | 0.5 | ns   |
| $t_{\text{EN}}$     |                | 0.2 |                | 0.3 |                | 0.3 | ns   |
| $t_{\text{CICO}}$   |                | 0.1 |                | 0.1 |                | 0.2 | ns   |
| $t_{\text{CGEN}}$   |                | 0.4 |                | 0.5 |                | 0.7 | ns   |

Table 54. EPF10K130E Device EAB Internal Microparameters (Part 2 of 2) *Note (1)*

| Symbol       | -1 Speed Grade |     | -2 Speed Grade |     | -3 Speed Grade |     | Unit |
|--------------|----------------|-----|----------------|-----|----------------|-----|------|
|              | Min            | Max | Min            | Max | Min            | Max |      |
| $t_{DD}$     |                | 1.5 |                | 2.0 |                | 2.6 | ns   |
| $t_{EABOUT}$ |                | 0.2 |                | 0.3 |                | 0.3 | ns   |
| $t_{EABCH}$  | 1.5            |     | 2.0            |     | 2.5            |     | ns   |
| $t_{EABCL}$  | 2.7            |     | 3.5            |     | 4.7            |     | ns   |

Table 55. EPF10K130E Device EAB Internal Timing Macroparameters *Note (1)*

| Symbol          | -1 Speed Grade |     | -2 Speed Grade |     | -3 Speed Grade |     | Unit |
|-----------------|----------------|-----|----------------|-----|----------------|-----|------|
|                 | Min            | Max | Min            | Max | Min            | Max |      |
| $t_{EABAA}$     |                | 5.9 |                | 7.5 |                | 9.9 | ns   |
| $t_{EABRCOMB}$  | 5.9            |     | 7.5            |     | 9.9            |     | ns   |
| $t_{EABRCREG}$  | 5.1            |     | 6.4            |     | 8.5            |     | ns   |
| $t_{EABWP}$     | 2.7            |     | 3.5            |     | 4.7            |     | ns   |
| $t_{EABWCOMB}$  | 5.9            |     | 7.7            |     | 10.3           |     | ns   |
| $t_{EABWCREG}$  | 5.4            |     | 7.0            |     | 9.4            |     | ns   |
| $t_{EABDD}$     |                | 3.4 |                | 4.5 |                | 5.9 | ns   |
| $t_{EABDATACO}$ |                | 0.5 |                | 0.7 |                | 0.8 | ns   |
| $t_{EABDATASU}$ | 0.8            |     | 1.0            |     | 1.4            |     | ns   |
| $t_{EABDATAH}$  | 0.1            |     | 0.1            |     | 0.2            |     | ns   |
| $t_{EABWESU}$   | 1.1            |     | 1.4            |     | 1.9            |     | ns   |
| $t_{EABWEH}$    | 0.0            |     | 0.0            |     | 0.0            |     | ns   |
| $t_{EABWDSU}$   | 1.0            |     | 1.3            |     | 1.7            |     | ns   |
| $t_{EABWDH}$    | 0.2            |     | 0.2            |     | 0.3            |     | ns   |
| $t_{EABWASU}$   | 4.1            |     | 5.1            |     | 6.8            |     | ns   |
| $t_{EABWAH}$    | 0.0            |     | 0.0            |     | 0.0            |     | ns   |
| $t_{EABWO}$     |                | 3.4 |                | 4.5 |                | 5.9 | ns   |

Table 62. EPF10K200E Device EAB Internal Timing Macroparameters (Part 2 of 2) *Note (1)*

| Symbol          | -1 Speed Grade |     | -2 Speed Grade |     | -3 Speed Grade |     | Unit |
|-----------------|----------------|-----|----------------|-----|----------------|-----|------|
|                 | Min            | Max | Min            | Max | Min            | Max |      |
| $t_{EABWCOMB}$  | 6.7            |     | 8.1            |     | 10.7           |     | ns   |
| $t_{EABWCREG}$  | 6.6            |     | 8.0            |     | 10.6           |     | ns   |
| $t_{EABDD}$     |                | 4.0 |                | 5.1 |                | 6.7 | ns   |
| $t_{EABDATACO}$ |                | 0.8 |                | 1.0 |                | 1.3 | ns   |
| $t_{EABDATASU}$ | 1.3            |     | 1.6            |     | 2.1            |     | ns   |
| $t_{EABDATAH}$  | 0.0            |     | 0.0            |     | 0.0            |     | ns   |
| $t_{EABWESU}$   | 0.9            |     | 1.1            |     | 1.5            |     | ns   |
| $t_{EABWEH}$    | 0.4            |     | 0.5            |     | 0.6            |     | ns   |
| $t_{EABWDSU}$   | 1.5            |     | 1.8            |     | 2.4            |     | ns   |
| $t_{EABWDH}$    | 0.0            |     | 0.0            |     | 0.0            |     | ns   |
| $t_{EABWASU}$   | 3.0            |     | 3.6            |     | 4.7            |     | ns   |
| $t_{EABWAH}$    | 0.4            |     | 0.5            |     | 0.7            |     | ns   |
| $t_{EABWO}$     |                | 3.4 |                | 4.4 |                | 5.8 | ns   |

Table 63. EPF10K200E Device Interconnect Timing Microparameters *Note (1)*

| Symbol           | -1 Speed Grade |     | -2 Speed Grade |     | -3 Speed Grade |      | Unit |
|------------------|----------------|-----|----------------|-----|----------------|------|------|
|                  | Min            | Max | Min            | Max | Min            | Max  |      |
| $t_{DIN2IOE}$    |                | 4.2 |                | 4.6 |                | 5.7  | ns   |
| $t_{DIN2LE}$     |                | 1.7 |                | 1.7 |                | 2.0  | ns   |
| $t_{DIN2DATA}$   |                | 1.9 |                | 2.1 |                | 3.0  | ns   |
| $t_{DCLK2IOE}$   |                | 2.5 |                | 2.9 |                | 4.0  | ns   |
| $t_{DCLK2LE}$    |                | 1.7 |                | 1.7 |                | 2.0  | ns   |
| $t_{SAMELAB}$    |                | 0.1 |                | 0.1 |                | 0.2  | ns   |
| $t_{SAMEROW}$    |                | 2.3 |                | 2.6 |                | 3.6  | ns   |
| $t_{SAMECOLUMN}$ |                | 2.5 |                | 2.7 |                | 4.1  | ns   |
| $t_{DIFFROW}$    |                | 4.8 |                | 5.3 |                | 7.7  | ns   |
| $t_{TWOROWS}$    |                | 7.1 |                | 7.9 |                | 11.3 | ns   |
| $t_{LEPERIPH}$   |                | 7.0 |                | 7.6 |                | 9.0  | ns   |
| $t_{LABCARRY}$   |                | 0.1 |                | 0.1 |                | 0.2  | ns   |
| $t_{LABCASC}$    |                | 0.9 |                | 1.0 |                | 1.4  | ns   |

Table 73. EPF10K200S Device Internal & External Timing Parameters *Note (1)*

| Symbol       | -1 Speed Grade |     | -2 Speed Grade |     | -3 Speed Grade |     | Unit |
|--------------|----------------|-----|----------------|-----|----------------|-----|------|
|              | Min            | Max | Min            | Max | Min            | Max |      |
| $t_{LUT}$    |                | 0.7 |                | 0.8 |                | 1.2 | ns   |
| $t_{CLUT}$   |                | 0.4 |                | 0.5 |                | 0.6 | ns   |
| $t_{RLUT}$   |                | 0.5 |                | 0.7 |                | 0.9 | ns   |
| $t_{PACKED}$ |                | 0.4 |                | 0.5 |                | 0.7 | ns   |
| $t_{EN}$     |                | 0.6 |                | 0.5 |                | 0.6 | ns   |
| $t_{CICO}$   |                | 0.1 |                | 0.2 |                | 0.3 | ns   |
| $t_{CGEN}$   |                | 0.3 |                | 0.4 |                | 0.6 | ns   |
| $t_{CGENR}$  |                | 0.1 |                | 0.2 |                | 0.3 | ns   |
| $t_{CASC}$   |                | 0.7 |                | 0.8 |                | 1.2 | ns   |
| $t_C$        |                | 0.5 |                | 0.6 |                | 0.8 | ns   |
| $t_{CO}$     |                | 0.5 |                | 0.6 |                | 0.8 | ns   |
| $t_{COMB}$   |                | 0.3 |                | 0.6 |                | 0.8 | ns   |
| $t_{SU}$     | 0.4            |     | 0.6            |     | 0.7            |     | ns   |
| $t_H$        | 1.0            |     | 1.1            |     | 1.5            |     | ns   |
| $t_{PRE}$    |                | 0.4 |                | 0.6 |                | 0.8 | ns   |
| $t_{CLR}$    |                | 0.5 |                | 0.6 |                | 0.8 | ns   |
| $t_{CH}$     | 2.0            |     | 2.5            |     | 3.0            |     | ns   |
| $t_{CL}$     | 2.0            |     | 2.5            |     | 3.0            |     | ns   |

Table 74. EPF10K200S Device IOE Timing Microparameters (Part 1 of 2) *Note (1)*

| Symbol       | -1 Speed Grade |     | -2 Speed Grade |     | -3 Speed Grade |     | Unit |
|--------------|----------------|-----|----------------|-----|----------------|-----|------|
|              | Min            | Max | Min            | Max | Min            | Max |      |
| $t_{IOD}$    |                | 1.8 |                | 1.9 |                | 2.6 | ns   |
| $t_{IOC}$    |                | 0.3 |                | 0.3 |                | 0.5 | ns   |
| $t_{IOCO}$   |                | 1.7 |                | 1.9 |                | 2.6 | ns   |
| $t_{IOCOMB}$ |                | 0.5 |                | 0.6 |                | 0.8 | ns   |
| $t_{IOSU}$   | 0.8            |     | 0.9            |     | 1.2            |     | ns   |
| $t_{IOH}$    | 0.4            |     | 0.8            |     | 1.1            |     | ns   |
| $t_{IOCLR}$  |                | 0.2 |                | 0.2 |                | 0.3 | ns   |
| $t_{OD1}$    |                | 1.3 |                | 0.7 |                | 0.9 | ns   |
| $t_{OD2}$    |                | 0.8 |                | 0.2 |                | 0.4 | ns   |
| $t_{OD3}$    |                | 2.9 |                | 3.0 |                | 3.9 | ns   |
| $t_{XZ}$     |                | 5.0 |                | 5.3 |                | 7.1 | ns   |
| $t_{ZX1}$    |                | 5.0 |                | 5.3 |                | 7.1 | ns   |

Table 77. EPF10K200S Device Interconnect Timing Microparameters (Part 2 of 2) *Note (1)*

| Symbol        | -1 Speed Grade |     | -2 Speed Grade |     | -3 Speed Grade |     | Unit |
|---------------|----------------|-----|----------------|-----|----------------|-----|------|
|               | Min            | Max | Min            | Max | Min            | Max |      |
| $t_{LABCASC}$ |                | 0.5 |                | 1.0 |                | 1.4 | ns   |

Table 78. EPF10K200S External Timing Parameters *Note (1)*

| Symbol            | -1 Speed Grade |     | -2 Speed Grade |      | -3 Speed Grade |      | Unit |
|-------------------|----------------|-----|----------------|------|----------------|------|------|
|                   | Min            | Max | Min            | Max  | Min            | Max  |      |
| $t_{DRR}$         |                | 9.0 |                | 12.0 |                | 16.0 | ns   |
| $t_{INSU}^{(2)}$  | 3.1            |     | 3.7            |      | 4.7            |      | ns   |
| $t_{INH}^{(2)}$   | 0.0            |     | 0.0            |      | 0.0            |      | ns   |
| $t_{OUTCO}^{(2)}$ | 2.0            | 3.7 | 2.0            | 4.4  | 2.0            | 6.3  | ns   |
| $t_{INSU}^{(3)}$  | 2.1            |     | 2.7            |      | –              |      | ns   |
| $t_{INH}^{(3)}$   | 0.0            |     | 0.0            |      | –              |      | ns   |
| $t_{OUTCO}^{(3)}$ | 0.5            | 2.7 | 0.5            | 3.4  | –              | –    | ns   |
| $t_{PCISU}$       | 3.0            |     | 4.2            |      | –              |      | ns   |
| $t_{PCIH}$        | 0.0            |     | 0.0            |      | –              |      | ns   |
| $t_{PCICO}$       | 2.0            | 6.0 | 2.0            | 8.9  | –              | –    | ns   |

Table 79. EPF10K200S External Bidirectional Timing Parameters *Note (1)*

| Symbol                 | -1 Speed Grade |     | -2 Speed Grade |     | -3 Speed Grade |     | Unit |
|------------------------|----------------|-----|----------------|-----|----------------|-----|------|
|                        | Min            | Max | Min            | Max | Min            | Max |      |
| $t_{INSUBIDIR}^{(2)}$  | 2.3            |     | 3.4            |     | 4.4            |     | ns   |
| $t_{INHBIDIR}^{(2)}$   | 0.0            |     | 0.0            |     | 0.0            |     | ns   |
| $t_{INSUBIDIR}^{(3)}$  | 3.3            |     | 4.4            |     | –              |     | ns   |
| $t_{INHBIDIR}^{(3)}$   | 0.0            |     | 0.0            |     | –              |     | ns   |
| $t_{OUTCOBIDIR}^{(2)}$ | 2.0            | 3.7 | 2.0            | 4.4 | 2.0            | 6.3 | ns   |
| $t_{XZBIDIR}^{(2)}$    |                | 6.9 |                | 7.6 |                | 9.2 | ns   |
| $t_{ZXBIDIR}^{(2)}$    |                | 5.9 |                | 6.6 |                | –   | ns   |
| $t_{OUTCOBIDIR}^{(3)}$ | 0.5            | 2.7 | 0.5            | 3.4 | –              | –   | ns   |
| $t_{XZBIDIR}^{(3)}$    |                | 6.9 |                | 7.6 |                | 9.2 | ns   |
| $t_{ZXBIDIR}^{(3)}$    |                | 5.9 |                | 6.6 |                | –   | ns   |

**Notes to tables:**

- (1) All timing parameters are described in Tables 24 through 30 in this data sheet.
- (2) This parameter is measured without the use of the ClockLock or ClockBoost circuits.
- (3) This parameter is measured with the use of the ClockLock or ClockBoost circuits.