E·XFI

Altera - EPF10K50SQC240-1 Datasheet



Welcome to <u>E-XFL.COM</u>

Understanding Embedded - FPGAs (Field Programmable Gate Array)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Active
Number of LABs/CLBs	360
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	189
Number of Gates	-
Voltage - Supply	2.375V ~ 2.625V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 70°C (TA)
Package / Case	240-BFQFP
Supplier Device Package	240-PQFP (32x32)
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=epf10k50sqc240-1

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

- Software design support and automatic place-and-route provided by Altera's development systems for Windows-based PCs and Sun SPARCstation, and HP 9000 Series 700/800
- Flexible package options
 - Available in a variety of packages with 144 to 672 pins, including the innovative FineLine BGA[™] packages (see Tables 3 and 4)
 - SameFrame[™] pin-out compatibility between FLEX 10KA and FLEX 10KE devices across a range of device densities and pin counts
- Additional design entry and simulation support provided by EDIF 2 0 0 and 3 0 0 netlist files, library of parameterized modules (LPM), DesignWare components, Verilog HDL, VHDL, and other interfaces to popular EDA tools from manufacturers such as Cadence, Exemplar Logic, Mentor Graphics, OrCAD, Synopsys, Synplicity, VeriBest, and Viewlogic

Table 3. FLEX 10KE Package Options & I/O Pin Count Notes (1), (2)											
Device	144-Pin TQFP	208-Pin PQFP	240-Pin PQFP RQFP	256-Pin FineLine BGA	356-Pin BGA	484-Pin FineLine BGA	599-Pin PGA	600-Pin BGA	672-Pin FineLine BGA		
EPF10K30E	102	147		176		220			220 (3)		
EPF10K50E	102	147	189	191		254			254 (3)		
EPF10K50S	102	147	189	191	220	254			254 (3)		
EPF10K100E		147	189	191	274	338			338 (3)		
EPF10K130E			186		274	369		424	413		
EPF10K200E							470	470	470		
EPF10K200S			182		274	369	470	470	470		

Notes:

- (1) FLEX 10KE device package types include thin quad flat pack (TQFP), plastic quad flat pack (PQFP), power quad flat pack (RQFP), pin-grid array (PGA), and ball-grid array (BGA) packages.
- (2) Devices in the same package are pin-compatible, although some devices have more I/O pins than others. When planning device migration, use the I/O pins that are common to all devices.
- (3) This option is supported with a 484-pin FineLine BGA package. By using SameFrame pin migration, all FineLine BGA packages are pin-compatible. For example, a board can be designed to support 256-pin, 484-pin, and 672-pin FineLine BGA packages. The Altera software automatically avoids conflicting pins when future migration is set.

Similar to the FLEX 10KE architecture, embedded gate arrays are the fastest-growing segment of the gate array market. As with standard gate arrays, embedded gate arrays implement general logic in a conventional "sea-of-gates" architecture. Additionally, embedded gate arrays have dedicated die areas for implementing large, specialized functions. By embedding functions in silicon, embedded gate arrays reduce die area and increase speed when compared to standard gate arrays. While embedded megafunctions typically cannot be customized, FLEX 10KE devices are programmable, providing the designer with full control over embedded megafunctions and general logic, while facilitating iterative design changes during debugging.

Each FLEX 10KE device contains an embedded array and a logic array. The embedded array is used to implement a variety of memory functions or complex logic functions, such as digital signal processing (DSP), wide data-path manipulation, microcontroller applications, and datatransformation functions. The logic array performs the same function as the sea-of-gates in the gate array and is used to implement general logic such as counters, adders, state machines, and multiplexers. The combination of embedded and logic arrays provides the high performance and high density of embedded gate arrays, enabling designers to implement an entire system on a single device.

FLEX 10KE devices are configured at system power-up with data stored in an Altera serial configuration device or provided by a system controller. Altera offers the EPC1, EPC2, and EPC16 configuration devices, which configure FLEX 10KE devices via a serial data stream. Configuration data can also be downloaded from system RAM or via the Altera BitBlasterTM, ByteBlasterMVTM, or MasterBlaster download cables. After a FLEX 10KE device has been configured, it can be reconfigured in-circuit by resetting the device and loading new data. Because reconfiguration requires less than 85 ms, real-time changes can be made during system operation.

FLEX 10KE devices contain an interface that permits microprocessors to configure FLEX 10KE devices serially or in-parallel, and synchronously or asynchronously. The interface also enables microprocessors to treat a FLEX 10KE device as memory and configure it by writing to a virtual memory location, making it easy to reconfigure the device.

For more information on FLEX device configuration, see the following documents:

- Configuration Devices for APEX & FLEX Devices Data Sheet
- BitBlaster Serial Download Cable Data Sheet
- ByteBlasterMV Parallel Port Download Cable Data Sheet
- MasterBlaster Download Cable Data Sheet
- Application Note 116 (Configuring APEX 20K, FLEX 10K, & FLEX 6000 Devices)

FLEX 10KE devices are supported by the Altera development systems, which are integrated packages that offer schematic, text (including AHDL), and waveform design entry, compilation and logic synthesis, full simulation and worst-case timing analysis, and device configuration. The Altera software provides EDIF 2 0 0 and 3 0 0, LPM, VHDL, Verilog HDL, and other interfaces for additional design entry and simulation support from other industry-standard PC- and UNIX workstation-based EDA tools.

The Altera software works easily with common gate array EDA tools for synthesis and simulation. For example, the Altera software can generate Verilog HDL files for simulation with tools such as Cadence Verilog-XL. Additionally, the Altera software contains EDA libraries that use devicespecific features such as carry chains, which are used for fast counter and arithmetic functions. For instance, the Synopsys Design Compiler library supplied with the Altera development system includes DesignWare functions that are optimized for the FLEX 10KE architecture.

The Altera development system runs on Windows-based PCs and Sun SPARCstation, and HP 9000 Series 700/800.



See the MAX+PLUS II Programmable Logic Development System & Software Data Sheet and the Quartus Programmable Logic Development System & Software Data Sheet for more information.

Embedded Array Block

The EAB is a flexible block of RAM, with registers on the input and output ports, that is used to implement common gate array megafunctions. Because it is large and flexible, the EAB is suitable for functions such as multipliers, vector scalars, and error correction circuits. These functions can be combined in applications such as digital filters and microcontrollers.

Logic functions are implemented by programming the EAB with a readonly pattern during configuration, thereby creating a large LUT. With LUTs, combinatorial functions are implemented by looking up the results, rather than by computing them. This implementation of combinatorial functions can be faster than using algorithms implemented in general logic, a performance advantage that is further enhanced by the fast access times of EABs. The large capacity of EABs enables designers to implement complex functions in one logic level without the routing delays associated with linked LEs or field-programmable gate array (FPGA) RAM blocks. For example, a single EAB can implement any function with 8 inputs and 16 outputs. Parameterized functions such as LPM functions can take advantage of the EAB automatically.

The FLEX 10KE EAB provides advantages over FPGAs, which implement on-board RAM as arrays of small, distributed RAM blocks. These small FPGA RAM blocks must be connected together to make RAM blocks of manageable size. The RAM blocks are connected together using multiplexers implemented with more logic blocks. These extra multiplexers cause extra delay, which slows down the RAM block. FPGA RAM blocks are also prone to routing problems because small blocks of RAM must be connected together to make larger blocks. In contrast, EABs can be used to implement large, dedicated blocks of RAM that eliminate these timing and routing concerns.

The FLEX 10KE enhanced EAB adds dual-port capability to the existing EAB structure. The dual-port structure is ideal for FIFO buffers with one or two clocks. The FLEX 10KE EAB can also support up to 16-bit-wide RAM blocks and is backward-compatible with any design containing FLEX 10K EABs. The FLEX 10KE EAB can act in dual-port or single-port mode. When in dual-port mode, separate clocks may be used for EAB read and write sections, which allows the EAB to be written and read at different rates. It also has separate synchronous clock enable signals for the EAB read and write sections, which allow independent control of these sections.



Figure 4. FLEX 10KE Device in Single-Port RAM Mode

Note:

(1) EPF10K30E, EPF10K50E, and EPF10K50S devices have 88 EAB local interconnect channels; EPF10K100E, EPF10K130E, EPF10K200E, and EPF10K200S devices have 104 EAB local interconnect channels.

EABs can be used to implement synchronous RAM, which is easier to use than asynchronous RAM. A circuit using asynchronous RAM must generate the RAM write enable signal, while ensuring that its data and address signals meet setup and hold time specifications relative to the write enable signal. In contrast, the EAB's synchronous RAM generates its own write enable signal and is self-timed with respect to the input or write clock. A circuit using the EAB's self-timed RAM must only meet the setup and hold time specifications of the global clock. Each LAB provides four control signals with programmable inversion that can be used in all eight LEs. Two of these signals can be used as clocks, the other two can be used for clear/preset control. The LAB clocks can be driven by the dedicated clock input pins, global signals, I/O signals, or internal signals via the LAB local interconnect. The LAB preset and clear control signals can be driven by the global signals, I/O signals, or internal signals via the LAB local interconnect. The global control signals are typically used for global clock, clear, or preset signals because they provide asynchronous control with very low skew across the device. If logic is required on a control signal, it can be generated in one or more LE in any LAB and driven into the local interconnect of the target LAB. In addition, the global control signals can be generated from LE outputs.

Logic Element

The LE, the smallest unit of logic in the FLEX 10KE architecture, has a compact size that provides efficient logic utilization. Each LE contains a four-input LUT, which is a function generator that can quickly compute any function of four variables. In addition, each LE contains a programmable flipflop with a synchronous clock enable, a carry chain, and a cascade chain. Each LE drives both the local and the FastTrack Interconnect routing structure (see Figure 8).



In addition to the six clear and preset modes, FLEX 10KE devices provide a chip-wide reset pin that can reset all registers in the device. Use of this feature is set during design entry. In any of the clear and preset modes, the chip-wide reset overrides all other signals. Registers with asynchronous presets may be preset when the chip-wide reset is asserted. Inversion can be used to implement the asynchronous preset. Figure 12 shows examples of how to setup the preset and clear inputs for the desired functionality.



Asynchronous Clear

The flipflop can be cleared by either LABCTRL1 or LABCTRL2. In this mode, the preset signal is tied to VCC to deactivate it.

Asynchronous Preset

An asynchronous preset is implemented as an asynchronous load, or with an asynchronous clear. If DATA3 is tied to VCC, asserting LABCTRL1 asynchronously loads a one into the register. Alternatively, the Altera software can provide preset control by using the clear and inverting the input and output of the register. Inversion control is available for the inputs to both LEs and IOEs. Therefore, if a register is preset by only one of the two LABCTRL signals, the DATA3 input is not needed and can be used for one of the LE operating modes.

Asynchronous Preset & Clear

When implementing asynchronous clear and preset, LABCTRL1 controls the preset and LABCTRL2 controls the clear. DATA3 is tied to VCC, so that asserting LABCTRL1 asynchronously loads a one into the register, effectively presetting the register. Asserting LABCTRL2 clears the register.

Asynchronous Load with Clear

When implementing an asynchronous load in conjunction with the clear, LABCTRL1 implements the asynchronous load of DATA3 by controlling the register preset and clear. LABCTRL2 implements the clear by controlling the register clear; LABCTRL2 does not have to feed the preset circuits.

Asynchronous Load with Preset

When implementing an asynchronous load in conjunction with preset, the Altera software provides preset control by using the clear and inverting the input and output of the register. Asserting LABCTRL2 presets the register, while asserting LABCTRL1 loads the register. The Altera software inverts the signal that drives DATA3 to account for the inversion of the register's output.

Asynchronous Load without Preset or Clear

When implementing an asynchronous load without preset or clear, LABCTRL1 implements the asynchronous load of DATA3 by controlling the register preset and clear.

For improved routing, the row interconnect consists of a combination of full-length and half-length channels. The full-length channels connect to all LABs in a row; the half-length channels connect to the LABs in half of the row. The EAB can be driven by the half-length channels in the left half of the row and by the full-length channels. The EAB drives out to the fulllength channels. In addition to providing a predictable, row-wide interconnect, this architecture provides increased routing resources. Two neighboring LABs can be connected using a half-row channel, thereby saving the other half of the channel for the other half of the row.

Table 7 summarizes the FastTrack Interconnect routing structure resources available in each FLEX 10KE device.

Table 7. FLEX 10KE FastTrack Interconnect Resources								
Device	Rows	Channels per Row	Columns	Channels per Column				
EPF10K30E	6	216	36	24				
EPF10K50E EPF10K50S	10	216	36	24				
EPF10K100E	12	312	52	24				
EPF10K130E	16	312	52	32				
EPF10K200E EPF10K200S	24	312	52	48				

In addition to general-purpose I/O pins, FLEX 10KE devices have six dedicated input pins that provide low-skew signal distribution across the device. These six inputs can be used for global clock, clear, preset, and peripheral output enable and clock enable control signals. These signals are available as control signals for all LABs and IOEs in the device. The dedicated inputs can also be used as general-purpose data inputs because they can feed the local interconnect of each LAB in the device.

Figure 14 shows the interconnection of adjacent LABs and EABs, with row, column, and local interconnects, as well as the associated cascade and carry chains. Each LAB is labeled according to its location: a letter represents the row and a number represents the column. For example, LAB B3 is in row B, column 3. Row-to-IOE Connections

When an IOE is used as an input signal, it can drive two separate row channels. The signal is accessible by all LEs within that row. When an IOE is used as an output, the signal is driven by a multiplexer that selects a signal from the row channels. Up to eight IOEs connect to each side of each row channel (see Figure 16).

Figure 16. FLEX 10KE Row-to-IOE Connections The values for m and n are provided in Table 10.

IOE1 m Row FastTrack



Table 10 lists the	FLEX 10KE row-to	o-IOE interconnect resources.
--------------------	------------------	-------------------------------

Table 10. FLEX 10KE Row-to-IOE Interconnect Resources							
Device	Channels per Row (n)	Row Channels per Pin (m)					
EPF10K30E	216	27					
EPF10K50E	216	27					
EPF10K50S							
EPF10K100E	312	39					
EPF10K130E	312	39					
EPF10K200E EPF10K200S	312	39					

 \bigcirc

ClockLock & ClockBoost Features

To support high-speed designs, FLEX 10KE devices offer optional ClockLock and ClockBoost circuitry containing a phase-locked loop (PLL) used to increase design speed and reduce resource usage. The ClockLock circuitry uses a synchronizing PLL that reduces the clock delay and skew within a device. This reduction minimizes clock-to-output and setup times while maintaining zero hold times. The ClockBoost circuitry, which provides a clock multiplier, allows the designer to enhance device area efficiency by resource sharing within the device. The ClockBoost feature allows the designer to distribute a low-speed clock and multiply that clock on-device. Combined, the ClockLock and ClockBoost features provide significant improvements in system performance and bandwidth.

All FLEX 10KE devices, except EPF10K50E and EPF10K200E devices, support ClockLock and ClockBoost circuitry. EPF10K50S and EPF10K200S devices support this circuitry. Devices that support Clock-Lock and ClockBoost circuitry are distinguished with an "X" suffix in the ordering code; for instance, the EPF10K200SFC672-1X device supports this circuit.

The ClockLock and ClockBoost features in FLEX 10KE devices are enabled through the Altera software. External devices are not required to use these features. The output of the ClockLock and ClockBoost circuits is not available at any of the device pins.

The ClockLock and ClockBoost circuitry locks onto the rising edge of the incoming clock. The circuit output can drive the clock inputs of registers only; the generated clock cannot be gated or inverted.

The dedicated clock pin (GCLK1) supplies the clock to the ClockLock and ClockBoost circuitry. When the dedicated clock pin is driving the ClockLock or ClockBoost circuitry, it cannot drive elsewhere in the device.

For designs that require both a multiplied and non-multiplied clock, the clock trace on the board can be connected to the GCLK1 pin. In the Altera software, the GCLK1 pin can feed both the ClockLock and ClockBoost circuitry in the FLEX 10KE device. However, when both circuits are used, the other clock pin cannot be used.

Table 20. 2.5-V EPF10K50E & EPF10K200E Device Recommended Operating Conditions								
Symbol	Parameter	Conditions	Min	Max	Unit			
V _{CCINT}	Supply voltage for internal logic and input buffers	(3), (4)	2.30 (2.30)	2.70 (2.70)	V			
V _{CCIO}	Supply voltage for output buffers, 3.3-V operation	(3), (4)	3.00 (3.00)	3.60 (3.60)	V			
	Supply voltage for output buffers, 2.5-V operation	(3), (4)	2.30 (2.30)	2.70 (2.70)	V			
VI	Input voltage	(5)	-0.5	5.75	V			
Vo	Output voltage		0	V _{CCIO}	V			
Τ _A	Ambient temperature	For commercial use	0	70	°C			
		For industrial use	-40	85	°C			
TJ	Operating temperature	For commercial use	0	85	°C			
		For industrial use	-40	100	°C			
t _R	Input rise time			40	ns			
t _F	Input fall time			40	ns			

Table 21. 2.5-V EPF10K30E, EPF10K50S, EPF10K100E, EPF10K130E & EPF10K200S Device Recommended Operating Conditions

Symbol	Parameter	Conditions	Min	Max	Unit
V _{CCINT}	Supply voltage for internal logic and input buffers	(3), (4)	2.375 (2.375)	2.625 (2.625)	V
V _{CCIO}	Supply voltage for output buffers, 3.3-V operation	(3), (4)	3.00 (3.00)	3.60 (3.60)	V
	Supply voltage for output buffers, 2.5-V operation	(3), (4)	2.375 (2.375)	2.625 (2.625)	V
VI	Input voltage	(5)	-0.5	5.75	V
Vo	Output voltage		0	V _{CCIO}	V
Τ _A	Ambient temperature	For commercial use	0	70	°C
		For industrial use	-40	85	°C
Τ _J	Operating temperature	For commercial use	0	85	°C
		For industrial use	-40	100	°C
t _R	Input rise time			40	ns
t _F	Input fall time			40	ns





Figure 23. Output Drive Characteristics of FLEX 10KE Devices Note (1)

Note:

(1) These are transient (AC) currents.

Timing Model

The continuous, high-performance FastTrack Interconnect routing resources ensure predictable performance and accurate simulation and timing analysis. This predictable performance contrasts with that of FPGAs, which use a segmented connection scheme and therefore have unpredictable performance.

Device performance can be estimated by following the signal path from a source, through the interconnect, to the destination. For example, the registered performance between two LEs on the same row can be calculated by adding the following parameters:

- LE register clock-to-output delay (*t*_{CO})
- Interconnect delay (t_{SAMEROW})
- **LE** look-up table delay (t_{LUT})
- **LE** register setup time (t_{SU})

The routing delay depends on the placement of the source and destination LEs. A more complex registered path may involve multiple combinatorial LEs between the source and destination LEs.

Timing simulation and delay prediction are available with the Altera Simulator and Timing Analyzer, or with industry-standard EDA tools. The Simulator offers both pre-synthesis functional simulation to evaluate logic design accuracy and post-synthesis timing simulation with 0.1-ns resolution. The Timing Analyzer provides point-to-point timing delay information, setup and hold time analysis, and device-wide performance analysis.

Figure 24 shows the overall timing model, which maps the possible paths to and from the various elements of the FLEX 10KE device.



Figures 25 through 28 show the delays that correspond to various paths and functions within the LE, IOE, EAB, and bidirectional timing models.

Figure 25. FLEX 10KE Device LE Timing Model



Table 37. EPF10K30E External Bidirectional Timing Parameters Notes (1), (2)									
Symbol	-1 Spee	d Grade	-2 Spee	d Grade	-3 Speed Grade		Unit		
	Min	Max	Min	Max	Min	Max			
t _{INSUBIDIR} (3)	2.8		3.9		5.2		ns		
t _{INHBIDIR} (3)	0.0		0.0		0.0		ns		
t _{INSUBIDIR} (4)	3.8		4.9		-		ns		
t _{INHBIDIR} (4)	0.0		0.0		-		ns		
t _{outcobidir} (3)	2.0	4.9	2.0	5.9	2.0	7.6	ns		
t _{XZBIDIR} (3)		6.1		7.5		9.7	ns		
t _{ZXBIDIR} (3)		6.1		7.5		9.7	ns		
t _{OUTCOBIDIR} (4)	0.5	3.9	0.5	4.9	-	_	ns		
t _{XZBIDIR} (4)		5.1		6.5		-	ns		
t _{ZXBIDIR} (4)		5.1		6.5		-	ns		

Notes to tables:

(1) All timing parameters are described in Tables 24 through 30 in this data sheet.

(2) These parameters are specified by characterization.

(3) This parameter is measured without the use of the ClockLock or ClockBoost circuits.

(4) This parameter is measured with the use of the ClockLock or ClockBoost circuits.

Tables 38 through 44 show EPF10K50E device internal and external timing parameters.

Table 38. EPF10K50E Device LE Timing Microparameters (Part 1 of 2) Note (1)								
Symbol	-1 Spee	ed Grade	-2 Spee	d Grade	-3 Spee	d Grade	Unit	
	Min	Max	Min	Max	Min	Max		
t _{LUT}		0.6		0.9		1.3	ns	
t _{CLUT}		0.5		0.6		0.8	ns	
t _{RLUT}		0.7		0.8		1.1	ns	
t _{PACKED}		0.4		0.5		0.6	ns	
t _{EN}		0.6		0.7		0.9	ns	
t _{CICO}		0.2		0.2		0.3	ns	
t _{CGEN}		0.5		0.5		0.8	ns	
t _{CGENR}		0.2		0.2		0.3	ns	
t _{CASC}		0.8		1.0		1.4	ns	
t _C		0.5		0.6		0.8	ns	
t _{CO}		0.7		0.7		0.9	ns	
t _{COMB}		0.5		0.6		0.8	ns	
t _{SU}	0.7		0.7		0.8		ns	

FLEX 10KE Embedded Programmable Logic Devices Data Sheet

Table 54. EPF10K130E Device EAB Internal Microparameters (Part 2 of 2) Note (1)									
Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit		
	Min	Max	Min	Max	Min	Max			
t _{DD}		1.5		2.0		2.6	ns		
t _{EABOUT}		0.2		0.3		0.3	ns		
t _{EABCH}	1.5		2.0		2.5		ns		
t _{EABCL}	2.7		3.5		4.7		ns		

Table 55. EPF10K130E Device EAB Internal Timing Macroparameters Note (1)								
Symbol	-1 Spee	d Grade	-2 Spee	d Grade	-3 Spee	d Grade	Unit	
	Min	Max	Min	Max	Min	Max		
t _{EABAA}		5.9		7.5		9.9	ns	
t _{EABRCOMB}	5.9		7.5		9.9		ns	
t _{EABRCREG}	5.1		6.4		8.5		ns	
t _{EABWP}	2.7		3.5		4.7		ns	
t _{EABWCOMB}	5.9		7.7		10.3		ns	
t _{EABWCREG}	5.4		7.0		9.4		ns	
t _{EABDD}		3.4		4.5		5.9	ns	
t _{EABDATACO}		0.5		0.7		0.8	ns	
t _{EABDATASU}	0.8		1.0		1.4		ns	
t _{EABDATAH}	0.1		0.1		0.2		ns	
t _{EABWESU}	1.1		1.4		1.9		ns	
t _{EABWEH}	0.0		0.0		0.0		ns	
t _{EABWDSU}	1.0		1.3		1.7		ns	
t _{EABWDH}	0.2		0.2		0.3		ns	
t _{EABWASU}	4.1		5.1		6.8		ns	
t _{EABWAH}	0.0		0.0		0.0		ns	
t _{EABWO}		3.4		4.5		5.9	ns	

FLEX 10KE Embedded Programmable Logic Devices Data Sheet

Table 59. EPF10K200E Device LE Timing Microparameters (Part 2 of 2) Note (1)									
Symbol	-1 Spee	d Grade	-2 Spee	d Grade	-3 Speed Grade Un		Unit		
	Min	Мах	Min	Max	Min	Max			
t _H	0.9		1.1		1.5		ns		
t _{PRE}		0.5		0.6		0.8	ns		
t _{CLR}		0.5		0.6		0.8	ns		
t _{CH}	2.0		2.5		3.0		ns		
t _{CL}	2.0		2.5		3.0		ns		

Table 60. EPF10K200E Device IOE Timing Microparameters Note (1)								
Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit	
	Min	Max	Min	Max	Min	Max	l	
t _{IOD}		1.6		1.9		2.6	ns	
t _{IOC}		0.3		0.3		0.5	ns	
t _{IOCO}		1.6		1.9		2.6	ns	
t _{IOCOMB}		0.5		0.6		0.8	ns	
t _{IOSU}	0.8		0.9		1.2		ns	
t _{IOH}	0.7		0.8		1.1		ns	
t _{IOCLR}		0.2		0.2		0.3	ns	
t _{OD1}		0.6		0.7		0.9	ns	
t _{OD2}		0.1		0.2		0.7	ns	
t _{OD3}		2.5		3.0		3.9	ns	
t _{XZ}		4.4		5.3		7.1	ns	
t _{ZX1}		4.4		5.3		7.1	ns	
t _{ZX2}		3.9		4.8		6.9	ns	
t _{ZX3}		6.3		7.6		10.1	ns	
t _{INREG}		4.8		5.7		7.7	ns	
t _{IOFD}		1.5		1.8		2.4	ns	
t _{INCOMB}		1.5		1.8		2.4	ns	

Table 61. EPF10K200E Device EAB Internal Microparameters Note (1)								
Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit	
	Min	Max	Min	Max	Min	Мах		
t _{EABDATA1}		2.0		2.4		3.2	ns	
t _{EABDATA1}		0.4		0.5		0.6	ns	
t _{EABWE1}		1.4		1.7		2.3	ns	
t _{EABWE2}		0.0		0.0		0.0	ns	
t _{EABRE1}		0		0		0	ns	
t _{EABRE2}		0.4		0.5		0.6	ns	
t _{EABCLK}		0.0		0.0		0.0	ns	
t _{EABCO}		0.8		0.9		1.2	ns	
t _{EABBYPASS}		0.0		0.1		0.1	ns	
t _{EABSU}	0.9		1.1		1.5		ns	
t _{EABH}	0.4		0.5		0.6		ns	
t _{EABCLR}	0.8		0.9		1.2		ns	
t _{AA}		3.1		3.7		4.9	ns	
t _{WP}	3.3		4.0		5.3		ns	
t _{RP}	0.9		1.1		1.5		ns	
t _{WDSU}	0.9		1.1		1.5		ns	
t _{WDH}	0.1		0.1		0.1		ns	
t _{WASU}	1.3		1.6		2.1		ns	
t _{WAH}	2.1		2.5		3.3		ns	
t _{RASU}	2.2		2.6		3.5		ns	
t _{RAH}	0.1		0.1		0.2		ns	
t _{WO}		2.0		2.4		3.2	ns	
t _{DD}		2.0		2.4		3.2	ns	
t _{EABOUT}		0.0		0.1		0.1	ns	
t _{EABCH}	1.5		2.0		2.5		ns	
t _{EABCL}	3.3		4.0		5.3		ns	

Table 62. EPF10K200E Device EAB Internal Timing Macroparameters (Part 1 of 2)

Note (1)
---------	---

Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit
	Min	Max	Min	Max	Min	Max	
t _{EABAA}		5.1		6.4		8.4	ns
t _{EABRCOMB}	5.1		6.4		8.4		ns
t _{EABRCREG}	4.8		5.7		7.6		ns
t _{EABWP}	3.3		4.0		5.3		ns

Table 66. EPF10K50S Device LE Timing Microparameters (Part 2 of 2) Note (1)									
Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit		
	Min	Max	Min	Max	Min	Max			
t _{CGENR}		0.1		0.1		0.1	ns		
t _{CASC}		0.5		0.8		1.0	ns		
t _C		0.5		0.6		0.8	ns		
t _{CO}		0.6		0.6		0.7	ns		
t _{COMB}		0.3		0.4		0.5	ns		
t _{SU}	0.5		0.6		0.7		ns		
t _H	0.5		0.6		0.8		ns		
t _{PRE}		0.4		0.5		0.7	ns		
t _{CLR}		0.8		1.0		1.2	ns		
t _{CH}	2.0		2.5		3.0		ns		
t _{CL}	2.0		2.5		3.0		ns		

Table 67. EPF10K50S Device IOE Timing Microparameters Note (1)								
Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit	
	Min	Max	Min	Max	Min	Max		
t _{IOD}		1.3		1.3		1.9	ns	
t _{IOC}		0.3		0.4		0.4	ns	
t _{IOCO}		1.7		2.1		2.6	ns	
t _{IOCOMB}		0.5		0.6		0.8	ns	
t _{IOSU}	0.8		1.0		1.3		ns	
t _{IOH}	0.4		0.5		0.6		ns	
t _{IOCLR}		0.2		0.2		0.4	ns	
t _{OD1}		1.2		1.2		1.9	ns	
t _{OD2}		0.7		0.8		1.7	ns	
t _{OD3}		2.7		3.0		4.3	ns	
t _{XZ}		4.7		5.7		7.5	ns	
t _{ZX1}		4.7		5.7		7.5	ns	
t _{ZX2}		4.2		5.3		7.3	ns	
t _{ZX3}		6.2		7.5		9.9	ns	
t _{INREG}		3.5		4.2		5.6	ns	
t _{IOFD}		1.1		1.3		1.8	ns	
t _{INCOMB}		1.1		1.3		1.8	ns	