

Welcome to E-XFL.COM

Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

Details

ĿХF

Product Status	Active
Core Processor	ARM926EJ-S
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	400MHz
Co-Processors/DSP	-
RAM Controllers	LPDDR, LPSDR, DDR2, SDR, SRAM
Graphics Acceleration	No
Display & Interface Controllers	LCD, Touchscreen, Video Decoder
Ethernet	10/100Mbps
SATA	-
USB	USB 2.0 (3)
Voltage - I/O	1.8V, 3.3V
Operating Temperature	-40°C ~ 85°C (TA)
Security Features	Cryptography
Package / Case	324-TFBGA
Supplier Device Package	324-TFBGA (15x15)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/at91sam9m11b-cu

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

12.5.1 Real-time Timer Mode Register

Name:	RTT_MR											
Address:	0xFFFFFD20											
Access:	Read/Write											
31	30	29	28	27	26	25	24					
_	-	_	—	_	—	_	_					
			-	-	-	-						
23	22	21	20	19	18	17	16					
_	-	_	_	-	RTTRST	RTTINCIEN	ALMIEN					
15	14	13	12	11	10	9	8					
			RTP	RES								
7	6	5	4	3	2	1	0					
			RTP	RES								

• RTPRES: Real-time Timer Prescaler Value

Defines the number of SLCK periods required to increment the Real-time timer. RTPRES is defined as follows:

RTPRES = 0: The prescaler period is equal to 2^{16} .

RTPRES \neq 0: The prescaler period is equal to RTPRES.

• ALMIEN: Alarm Interrupt Enable

- 0: The bit ALMS in RTT_SR has no effect on interrupt.
- 1: The bit ALMS in RTT_SR asserts interrupt.

• RTTINCIEN: Real-time Timer Increment Interrupt Enable

0: The bit RTTINC in RTT_SR has no effect on interrupt.

1: The bit RTTINC in RTT_SR asserts interrupt.

• RTTRST: Real-time Timer Restart

1: Reloads and restarts the clock divider with the new programmed value. This also resets the 32-bit counter.

Atmel

Table 19-7. CFCE1 and CFCE2 Truth Table

Mode	CFCE2	CFCE1	DBW	Comment	SMC Access Mode					
Attribute Memory	NBS1	NBS0	16 bits	Access to Even Byte on D[7:0]	Byte Select					
	NBS1	NBS0	16 bits	Access to Even Byte on D[7:0]	Byte Select					
Common Memory	ND01	NBOU		Access to Odd Byte on D[15:8]						
	1	0	8 bits	Access to Odd Byte on D[7:0]						
	NBS1	NBSO	16 bits	Access to Even Byte on D[7:0]	Byte Select					
I/O Mode	NDOT	ND30	10 013	Access to Odd Byte on D[15:8]	Dyte Gelect					
	1	0	8 bits	Access to Odd Byte on D[7:0]						
True IDE Mode										
Taak Eila	1	0	9 hita	Access to Even Byte on D[7:0]						
			o bits	Access to Odd Byte on D[7:0]						
Data Bagistar	1	0	10 5 15	Access to Even Byte on D[7:0]	Byte Select					
	I	0	10 0115	Access to Odd Byte on D[15:8]	Dyte Select					
Alternate True IDE Mode										
Control Register	0	1	Don't Coro	Access to Even Byte on DIZ:01	Dop't Cara					
Alternate Status Read	0	I	Dont Cale	Access to Even byte on D[7.0]	Dont Care					
Drive Address	0	1	8 bits	Access to Odd Byte on D[7:0]						
Standby Mode or Address Space is not assigned to CF	1	1	-	_	_					

Read/Write Signals

In I/O mode and True IDE mode, the CompactFlash logic drives the read and write command signals of the SMC on CFIOR and CFIOW signals, while the CFOE and CFWE signals are deactivated. Likewise, in common memory mode and attribute memory mode, the SMC signals are driven on the CFOE and CFWE signals, while the CFIOR and CFIOW are deactivated. Figure 19-7 on page 172 demonstrates a schematic representation of this logic.

Attribute memory mode, common memory mode and I/O mode are supported by setting the address setup and hold time on the NCS4 (and/or NCS5) chip select to the appropriate values. For details on these signal waveforms, please refer to Section 20. "Static Memory Controller (SMC)".

20.15 Static Memory Controller (SMC) User Interface

The SMC is programmed using the registers listed in Table 20-8. For each chip select, a set of 4 registers is used to program the parameters of the external device connected on it. In Table 20-8, "CS_number" denotes the chip select number. 16 bytes (0x10) are required per chip select.

The user must complete writing the configuration by writing any one of the SMC_MODE registers.

Table 20-8.	Register Mapping
	Register mapping

Offset	Register	Name	Access	Reset
0x10 x CS_number + 0x00	SMC Setup Register	SMC_SETUP	Read/Write	0x01010101
0x10 x CS_number + 0x04	SMC Pulse Register	SMC_PULSE	Read/Write	0x01010101
0x10 x CS_number + 0x08	SMC Cycle Register	SMC_CYCLE	Read/Write	0x00030003
0x10 x CS_number + 0x0C	SMC Mode Register	SMC_MODE	Read/Write	0x10001000
0xC0	SMC Delay on I/O	SMC_DELAY1	Read/Write	0x0000000
0xC4	SMC Delay on I/O	SMC_DELAY2	Read/Write	0x00000000
0xC8	SMC Delay on I/O	SMC_DELAY3	Read/Write	0x00000000
0xCC	SMC Delay on I/O	SMC_DELAY4	Read/Write	0x0000000
0xD0	SMC Delay on I/O	SMC_DELAY5	Read/Write	0x0000000
0xD4	SMC Delay on I/O	SMC_DELAY6	Read/Write	0x0000000
0xD8	SMC Delay on I/O	SMC_DELAY7	Read/Write	0x0000000
0xDC	SMC Delay on I/O	SMC_DELAY8	Read/Write	0x0000000
0xEC-0xFC	Reserved	-	-	-











26.7.3.10 Peripheral Deselection Without PDC nor DMAC

During a transfer of more than one data on a Chip Select without the PDC nor DMAC, the SPI_TDR is loaded by the processor, the flag TDRE rises as soon as the content of the SPI_TDR is transferred into the internal shift register. When this flag is detected high, the SPI_TDR can be reloaded. If this reload by the processor occurs before the end of the current transfer and if the next transfer is performed on the same chip select as the current transfer, the Chip Select is not de-asserted between the two transfers. But depending on the application software handling the SPI status register flags (by interrupt or polling method) or servicing other interrupts or other tasks, the processor may not reload the SPI_TDR in time to keep the chip select active (low). A null Delay Between Consecutive Transfer (DLYBCT) value in the SPI_CSR, will give even less time for the processor to reload the SPI_TDR. With some SPI slave peripherals, requiring the chip select line to remain active (low) during a full set of transfers might lead to communication errors.

To facilitate interfacing with such devices, the Chip Select Register [CSR0...CSR3] can be programmed with the CSAAT bit (Chip Select Active After Transfer) at 1. This allows the chip select lines to remain in their current state (low = active) until transfer to another chip select is required. Even if the SPI_TDR is not reloaded the chip select will remain active. To have the chip select line to raise at the end of the transfer the Last Transfer Bit (LASTXFER) in the SPI_MR must be set at 1 before writing the last data to transmit into the SPI_TDR.

26.7.3.11 Peripheral Deselection with PDC

When the Peripheral DMA Controller is used, the chip select line will remain low during the whole transfer since the TDRE flag is managed by the PDC itself. The reloading of the SPI_TDR by the PDC is done as soon as TDRE flag is set to one. In this case the use of CSAAT bit might not be needed. However, it may happen that when other PDC channels connected to other peripherals are in use as well, the SPI PDC might be delayed by another (PDC with a higher priority on the bus). Having PDC buffers in slower memories like flash memory or SDRAM compared to fast internal SRAM, may lengthen the reload time of the SPI_TDR by the PDC as well. This means that the SPI_TDR might not be reloaded in time to keep the chip select line low. In this case the chip select line may toggle between data transfer and according to some SPI Slave devices, the communication might get lost. The use of the CSAAT bit might be needed.

26.7.3.12 Peripheral Deselection with DMAC

When the Direct Memory Access Controller is used, the chip select line will remain low during the whole transfer since the TDRE flag is managed by the DMAC itself. The reloading of the SPI_TDR by the DMAC is done as soon as TDRE flag is set to one. In this case the use of CSAAT bit might not be needed. However, it may happen that when other DMAC channels connected to other peripherals are in use as well, the SPI DMAC might be delayed by another (DMAC with a higher priority on the bus). Having DMAC buffers in slower memories like flash memory or SDRAM compared to fast internal SRAM, may lengthen the reload time of the SPI_TDR by the DMAC as well. This means that the SPI_TDR might not be reloaded in time to keep the chip select line low. In this case the chip select line may toggle between data transfer and according to some SPI Slave devices, the communication might get lost. The use of the CSAAT bit might be needed.

Figure 26-12 shows different peripheral deselction cases and the effect of the CSAAT bit.



26.8.2 SPI Mode Register

Name: Address: Access:	SPI_MR 0xFFFA4004 (0), 0xFFFA8004 (1) Read/Write										
31	30	29	28	27	26	25					
	DLYBCS										
23	22	21	20	19	18	17					
_	-	—	—		PC	CS					
15	14	13	12	11	10	9					
-	-	-	-	-	-	-					
7	6	5	4	3	2	1					
LLB	-	WDRBT	MODFDIS	—	PCSDEC	PS					

• MSTR: Master/Slave Mode

0: SPI is in Slave mode.

1: SPI is in Master mode.

• PS: Peripheral Select

0: Fixed Peripheral Select.

1: Variable Peripheral Select.

• PCSDEC: Chip Select Decode

0: The chip selects are directly connected to a peripheral device.

1: The four chip select lines are connected to a 4- to 16-bit decoder.

When PCSDEC equals one, up to 15 Chip Select signals can be generated with the four lines using an external 4- to 16-bit decoder. The Chip Select Registers define the characteristics of the 15 chip selects according to the following rules:

SPI_CSR0 defines peripheral chip select signals 0 to 3.

SPI_CSR1 defines peripheral chip select signals 4 to 7.

SPI_CSR2 defines peripheral chip select signals 8 to 11.

SPI_CSR3 defines peripheral chip select signals 12 to 14.

MODFDIS: Mode Fault Detection

0: Mode fault detection is enabled.

1: Mode fault detection is disabled.

• WDRBT: Wait Data Read Before Transfer

0: No effect. In master mode, a transfer can be initiated whatever the state of the Receive Data Register is.

1: In Master Mode, a transfer can start only if the Receive Data Register is empty, i.e., does not contain any unread data. This mode prevents overrun error in reception.

24

16

8 -0 MSTR

27.9.13 AIC Interrupt Set Command Register

Name:	AIC_ISCR											
Address:	0xFFFFF12C											
Access:	Write-only											
31	30	29	28	27	26	25	24					
PID31	PID30	PID29	PID28	PID27	PID26	PID25	PID24					
23	22	21	20	19	18	17	16					
PID23	PID22	PID21	PID20	PID19	PID18	PID17	PID16					
15	14	13	12	- 11	10	9	8					
PID15	PID14	PID13	PID12	PID11	PID10	PID9	PID8					
7	6	5	4	3	2	1	0					
PID7	PID6	PID5	PID4	PID3	PID2	SYS	FIQ					

• FIQ, SYS, PID2–PID31: Interrupt Set

0: No effect.

1: Sets corresponding interrupt.



29.6.5 PIO Output Disable Register

Name: PIO_ODR

Address: 0xFFFF214 (PIOA), 0xFFFF414 (PIOB), 0xFFFF614 (PIOC), 0xFFFF814 (PIOD), 0xFFFFA14 (PIOE)

Access: Write-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

• P0-P31: Output Disable

0: No effect.

1: Disables the output on the I/O line.



30.7.1.4 Baud Rate in ISO 7816 Mode

The ISO7816 specification defines the bit rate with the following formula:

$$B = \frac{Di}{Fi} \times f$$

where:

- B is the bit rate
- Di is the bit-rate adjustment factor
- Fi is the clock frequency division factor
- f is the ISO7816 clock frequency (Hz)

Di is a binary value encoded on a 4-bit field, named DI, as represented in Table 30-6.

Table 30-6.Binary and Decimal Values for Di

DI field	0001	0010	0011	0100	0101	0110	1000	1001
Di (decimal)	1	2	4	8	16	32	12	20

Fi is a binary value encoded on a 4-bit field, named FI, as represented in Table 30-7.

Table 30-7. Binary and Decimal Values for Fi

FI field	0000	0001	0010	0011	0100	0101	0110	1001	1010	1011	1100	1101
Fi (decimal	372	372	558	744	1116	1488	1860	512	768	1024	1536	2048

Table 30-8 shows the resulting Fi/Di Ratio, which is the ratio between the ISO7816 clock and the Baud Rate Clock.

Table 30-8. Possible Values for the Fi/Di Ratio

Fi/Di	372	558	744	1116	1488	1806	512	768	1024	1536	2048
1	372	558	744	1116	1488	1860	512	768	1024	1536	2048
2	186	279	372	558	744	930	256	384	512	768	1024
4	93	139.5	186	279	372	465	128	192	256	384	512
8	46.5	69.75	93	139.5	186	232.5	64	96	128	192	256
16	23.25	34.87	46.5	69.75	93	116.2	32	48	64	96	128
32	11.62	17.43	23.25	34.87	46.5	58.13	16	24	32	48	64
12	31	46.5	62	93	124	155	42.66	64	85.33	128	170.6
20	18.6	27.9	37.2	55.8	74.4	93	25.6	38.4	51.2	76.8	102.4

If the USART is configured in ISO7816 Mode, the clock selected by the USCLKS field in the Mode Register (US_MR) is first divided by the value programmed in the field CD in the Baud Rate Generator Register (US_BRGR). The resulting clock can be provided to the SCK pin to feed the smart card clock inputs. This means that the CLKO bit can be set in US_MR.

This clock is then divided by the value programmed in the FI_DI_RATIO field in the FI_DI_Ratio register (US_FIDI). This is performed by the Sampling Divider, which performs a division by up to 2047 in ISO7816 Mode. The non-integer values of the Fi/Di Ratio are not supported and the user must program the FI_DI_RATIO field to a value as close as possible to the expected value.

The FI_DI_RATIO field resets to the value 0x174 (372 in decimal) and is the most common divider between the ISO7816 clock and the bit rate (Fi = 372, Di = 1).

Figure 30-5 shows the relation between the Elementary Time Unit, corresponding to a bit time, and the ISO 7816 clock.







Figure 30-53. Master Node with PDC (PDCM = 0)



- LINBE: LIN Bus Error Interrupt Disable
- LINISFE: LIN Inconsistent Synch Field Error Interrupt Disable
- LINIPE: LIN Identifier Parity Interrupt Disable
- LINCE: LIN Checksum Error Interrupt Disable
- LINSNRE: LIN Slave Not Responding Error Interrupt Disable

Write Operation

The write mode is defined as a data transmission from the master.

After a START or a REPEATED START, the decoding of the address starts. If the slave address is decoded, SVACC is set and SVREAD indicates the direction of the transfer (SVREAD is low in this case).

Until a STOP or REPEATED START condition is detected, TWI stores the received data in the TWI_RHR.

If a STOP condition or a REPEATED START + an address different from SADR is detected, SVACC is reset.

Figure 31-26 describes the Write operation.

Figure 31-26. Write Access Ordered by a Master



Notes: 1. When SVACC is low, the state of SVREAD becomes irrelevant.

2. RXRDY is set when data has been transmitted from the shift register to the TWI_RHR and reset when this data is read.

General Call

The general call is performed in order to change the address of the slave.

If a GENERAL CALL is detected, GACC is set.

After the detection of General Call, it is up to the programmer to decode the commands which come afterwards.

In case of a WRITE command, the programmer has to decode the programming sequence and program a new SADR if the programming sequence matches.

Figure 31-27 describes the General Call access.

Figure 31-27. Master Performs a General Call



number of them. The programming sequence has to be provided to the master.

Clock Synchronization

In both read and write modes, it may happen that TWI_THR/TWI_RHR buffer is not filled /emptied before the emission/reception of a new character. In this case, to avoid sending/receiving undesired data, a clock stretching mechanism is implemented.







- Notes: 1. In this case, if TWI_THR has not been written at the end of the read command, the clock is automatically stretched before the ACK.
 - 2. TXCOMP is only set at the end of the transmission because after the repeated start, SADR is detected again.

31.7.5.6 Read Write Flowcharts

The flowchart shown in Figure 31-32 gives an example of read and write operations in Slave mode. A polling or interrupt method can be used to check the status bits. The interrupt method requires that the interrupt enable register (TWI_IER) be configured first.

33.6.4 Clock Control

The clock of each counter can be controlled in two different ways: it can be enabled/disabled and started/stopped. See Figure 33-4.

- The clock can be enabled or disabled by the user with the CLKEN and the CLKDIS commands in the Control Register. In Capture Mode it can be disabled by an RB load event if LDBDIS is set to 1 in TC_CMR. In Waveform Mode, it can be disabled by an RC Compare event if CPCDIS is set to 1 in TC_CMR. When disabled, the start or the stop actions have no effect: only a CLKEN command in the Control Register can reenable the clock. When the clock is enabled, the CLKSTA bit is set in the Status Register.
- The clock can also be started or stopped: a trigger (software, synchro, external or compare) always starts the clock. The clock can be stopped by an RB load event in Capture Mode (LDBSTOP = 1 in TC_CMR) or a RC compare event in Waveform Mode (CPCSTOP = 1 in TC_CMR). The start and the stop commands have effect only if the clock is enabled.

Figure 33-4. Clock Control



33.6.5 TC Operating Modes

Each channel can independently operate in two different modes:

- Capture Mode provides measurement on signals.
- Waveform Mode provides wave generation.

The TC Operating Mode is programmed with the WAVE bit in the TC Channel Mode Register.

In Capture Mode, TIOA and TIOB are configured as inputs.

In Waveform Mode, TIOA is always configured to be an output and TIOB is an output if it is not selected to be the external trigger.

33.6.6 Trigger

A trigger resets the counter and starts the counter clock. Three types of triggers are common to both modes, and a fourth external trigger is available to each mode.

Regardless of the trigger used, it will be taken into account at the following active edge of the selected clock. This means that the counter value can be read differently from zero just after a trigger, especially when a low frequency signal is selected as the clock.



33.7 Timer Counter (TC) User Interface

Table 33-5. Register Mapping

Offset ⁽¹⁾	Register	Name	Access	Reset
0x00 + channel * 0x40 + 0x00	Channel Control Register	TC_CCR	Write-only	-
0x00 + channel * 0x40 + 0x04	Channel Mode Register	TC_CMR	Read/Write	0
0x00 + channel * 0x40 + 0x08	Reserved	-	_	_
0x00 + channel * 0x40 + 0x0C	Reserved	-	_	_
0x00 + channel * 0x40 + 0x10	Counter Value	TC_CV	Read-only	0
0x00 + channel * 0x40 + 0x14	Register A	TC_RA	Read/Write ⁽²⁾	0
0x00 + channel * 0x40 + 0x18	Register B	TC_RB	Read/Write ⁽²⁾	0
0x00 + channel * 0x40 + 0x1C	Register C	TC_RC	Read/Write	0
0x00 + channel * 0x40 + 0x20	Status Register	TC_SR	Read-only	0
0x00 + channel * 0x40 + 0x24	Interrupt Enable Register	TC_IER	Write-only	-
0x00 + channel * 0x40 + 0x28	Interrupt Disable Register	TC_IDR	Write-only	-
0x00 + channel * 0x40 + 0x2C	Interrupt Mask Register	TC_IMR	Read-only	0
0xC0	Block Control Register	TC_BCR	Write-only	-
0xC4	Block Mode Register	TC_BMR	Read/Write	0
0xD8	Reserved	-	_	_
0xE4	Reserved	-	_	_
0xFC	Reserved	_	_	_

Notes: 1. Channel index ranges from 0 to 2.

2. Read-only if WAVE = 0



33.7.5 TC Channel Mode Register: Waveform Mode

Name: TC_CMRx [x=0..2] (WAVE = 1)

Address: 0xFFF7C004 (0)[0], 0xFFF7C044 (0)[1], 0xFFF7C084 (0)[2], 0xFFFD4004 (1)[0], 0xFFFD4044 (1)[1], 0xFFFD4084 (1)[2]

Access: Read/Write

31	30	29	28	27	26	25	24
BSWTRG		BEEVT		BCPC		BCPB	
23	22	21	20	19	18	17	16
ASW	ASWTRG AEEVT		AC	ACPC		ACPA	
15	14	13	12	11	10	9	8
WAVE	WAV	/SEL	ENETRG	EE	VT	T EEVTEDG	
7	6	5	4	3	2	1	0
CPCDIS	CPCSTOP	BU	RST	CLKI	TCCLKS		

TCCLKS: Clock Selection

	Clock Selected		
0	0	0	TIMER_CLOCK1
0	0	1	TIMER_CLOCK2
0	1	0	TIMER_CLOCK3
0	1	1	TIMER_CLOCK4
1	0	0	TIMER_CLOCK5
1	0	1	XC0
1	1	0	XC1
1	1	1	XC2

CLKI: Clock Invert

0: counter is incremented on rising edge of the clock.

1: counter is incremented on falling edge of the clock.

• BURST: Burst Signal Selection

BURST		Description
0	0	The clock is not gated by an external signal.
0	1	XC0 is ANDed with the selected clock.
1	0	XC1 is ANDed with the selected clock.
1	1	XC2 is ANDed with the selected clock.

• CPCSTOP: Counter Clock Stopped with RC Compare

0: counter clock is not stopped when counter reaches RC.

1: counter clock is stopped when counter reaches RC.

• CPCDIS: Counter Clock Disable with RC Compare

0: counter clock is not disabled when counter reaches RC.

1: counter clock is disabled when counter reaches RC.



• DST_DSCR

0: Destination address is updated when the descriptor is fetched from the memory.

1: Buffer Descriptor Fetch operation is disabled for the destination.

• FC

This field defines which device controls the size of the buffer transfer, also referred as to the Flow Controller.

FC	Type of transfer	Flow Controller
000	Memory-to-Memory	DMA Controller
001	Memory-to-Peripheral	DMA Controller
010	Peripheral-to-Memory	DMA Controller
011	Peripheral-to-Peripheral	DMA Controller
100	Peripheral-to-Memory	Peripheral
101	Memory-to-Peripheral	Peripheral
110	Peripheral-to-Peripheral	Source Peripheral
111	Peripheral-to-Peripheral	Destination Peripheral

• SRC_INCR

SRC_INCR	Type of addressing mode
00	INCREMENTING
01	DECREMENTING
10	FIXED

• DST_INCR

DST_INCR	Type of addressing scheme
00	INCREMENTING
01	DECREMENTING
10	FIXED

• IEN

If this bit is cleared, when the buffer transfer is completed, the BTC[x] flag is set in the EBCISR status register. This bit is active low.

• AUTO

Automatic multiple buffer transfer is enabled. When set, this bit enables replay mode or contiguous mode when several buffers are transferred.

48.10.10 Reference Picture Index 0 Base Address (Video)								
Name:	VDEC_PIDXBA0							
Address:	0x00900038							
Access:	Read/Write							
31	30	29	28	27	26	25	24	
			В	A				
23	22	21	20	19	18	17	16	
	BA							
15	14	13	12	11	10	9	8	
	BA							
7	6	5	4	3	2	1	0	
		E	BA			_	_	

• BA: Base Address

Video: Base address for reference picture index 0.

48.11.26 Post Processor Mask 2 Size Register

Name:	VDEC_M2SZR						
Access:	Read/Write						
31	30	29	28	27	26	25	24
-	-	_	_	_	-	-	_
23	22	21	20	19	18	17	16
-	M2_EN			M2_E	ND_Y		
15	14	13	12	11	10	9	8
		M2_END_Y				M2_END_X	
7	6	5	4	3	2	1	0
			M2_E	ND_X			

• M2_END_X: Mask 2 X end

Mask 2 end coordinate x in pixels (inside of PP output picture). Range must be between [Mask2StartCoordinateX, ScaledWidth].

• M2_START_Y: Mask 2 Y end

Mask 2 end coordinate y in pixels (inside of PP output picture). Range must be between [Mask2StartCoordinateY, ScaledHeight].

• M2_EN: Mask 2 enable.

If mask 1 is used this bit is high.

Doc. Rev 6437B	Comments (Continued)	Change Request Ref. ⁽¹⁾			
	ERRATA				
	- Boot ROM errata added.				
	- 3 Error Corrected Code Controller (ECC)errata added: ECC: Incomplete parity status when error in ECC parity, ECC: Unsupported ECC per 512 wordsand ECC: Unsupported hardware ECC on 16-bit Nand Flash				
	- Touch Screen (TSADCC)errata added.	7165			
	- USB High Speed Host Port (UHPHS)errata added.	7194			
6437A	First issue				

Note: 1. "rfo" indicates changes requested during document review and approval loop.