



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Active
Core Processor	56800EX
Core Size	32-Bit Single-Core
Speed	60MHz
Connectivity	CANbus, I ² C, LINbus, SCI, SPI
Peripherals	Brown-out Detect/Reset, DMA, LVD, POR, PWM, WDT
Number of I/O	54
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 16x12b, 8x16b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mc56f84442vlhr

1 Overview

1.1 MC56F844x/5x/7x Product Family

The following table highlights major features, including features that differ among members of the family. Features not listed are shared by all members of the family.

Table 1. 56F844x/5x/7x Family

Part Number	MC56F84																	
	789	786	769	766	763	553	550	543	540	587	585	567	565	462	452	451	442	441
Core frequency (MHz)	100	100	100	100	100	80	80	80	80	80	80	80	80	60	60	60	60	60
Flash memory (KB)	256	256	128	128	128	96	96	64	64	256	256	128	128	128	96	96	64	64
FlevNVM/ FlexRAM (KB)	32/2	32/2	32/2	32/2	32/2	32/2	32/2	32/2	32/2	32/2	32/2	32/2	32/2	32/2	32/2	32/2	32/2	32/2
Total flash memory, including FlexNVM (KB) ¹	288	288	160	160	160	128	128	96	96	288	288	160	160	160	128	128	96	96
RAM (KB)	32	32	24	24	24	16	16	8	8	32	32	24	24	24	16	16	8	8
Memory resource protection	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes
External Watchdog	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
12-bit Cyclic ADC channels	2x8 (300 ns)	2x8 (300 ns)	2x8 (300 ns)	2x8 (300 ns)	2x8 (300 ns)	2x8 (300 ns)	2x5 (300 ns)	2x8 (300 ns)	2x5 (300 ns)	2x8 (600 ns)	2x8 (600 ns)	2x8 (600 ns)	2x8 (600 ns)	2x8 (600 ns)	2x8 (600 ns)	2x5 (600 ns)	2x8 (600 ns)	2x5 (600 ns)
16-bit SAR ADC (with Temp Sensor) channels	1x 16	1x 10	1x 16	1x 10	1x8	1x8	0	1x8	0	1x 16	1x 10	1x 16	1x 10	0	1x8	0	1x8	0
PWMA with input capture:																		
High-resolution channels	1x8	1x8	1x8	1x8	1x8	1x8	1x6	1x8	1x6	0	0	0	0	0	0	0	0	0

Table continues on the next page...

Table 1. 56F844x/5x/7x Family (continued)

Part Number	MC56F84																	
	789	786	769	766	763	553	550	543	540	587	585	567	565	462	452	451	442	441
Standard channels	4	1	4	1	1	1	0	1	0	2x 12	1x 12, 1x9	2x 12	1x 12, 1x9	1x9	1x9	1x6	1x9	1x6
PWMB with input capture: Standard channels	1x 12	1x7	1x 12	1x7	0	0	0	0	0	0	0	0	0	0	0	0	0	0
DAC	1	1	1	1	1	1	1	1	1	1	1	0	0	1	0	0	0	0
Quad Decoder	1	1	1	1	0	0	0	0	0	1	1	1	1	1	1	1	1	1
DMA	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes
CMP	4	4	4	4	4	4	3	4	3	4	4	4	4	4	4	3	4	3
QSCI	3	3	3	3	2	2	2	2	2	3	3	3	3	2	2	2	2	2
QSPI	3	2	3	2	2	2	2	2	2	3	2	3	2	2	2	2	2	2
I2C/SMBus	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2
FlexCAN	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0
LQFP package pin count	100	80	100	80	64	64	48	64	48	100	80	100	80	64	64	48	64	48

1. This total assumes no FlexNVM is used with FlexRAM for EEPROM.

1.2 56800EX 32-bit Digital Signal Controller Core

- Efficient 32-bit 56800EX Digital Signal Processor (DSP) engine with modified dual Harvard architecture
 - Three internal address buses
 - Four internal data buses: two 32-bit primary buses, one 16-bit secondary data bus, and one 16-bit instruction bus
 - 32-bit data accesses
 - Support for concurrent instruction fetches in the same cycle and dual data accesses in the same cycle
 - 20 addressing modes
- As many as 60 million instructions per second (MIPS) at 60 MHz core frequency
- 162 basic instructions
- Instruction set supports both fractional arithmetic and integer arithmetic
- 32-bit internal primary data buses supporting 8-bit, 16-bit, and 32-bit data movement, addition, subtraction, and logical operation
- Single-cycle 16×16 -bit \rightarrow 32-bit and 32×32 -bit \rightarrow 64-bit multiplier-accumulator (MAC) with dual parallel moves

- 32-bit arithmetic and logic multi-bit shifter
- Four 36-bit accumulators, including extension bits
- Parallel instruction set with unique DSP addressing modes
- Hardware DO and REP loops
- Bit reverse address mode, effectively supporting DSP and Fast Fourier Transform algorithms
- Full shadowing of the register stack for zero-overhead context saves and restores: nine shadow registers corresponding to the R0, R1, R2, R3, R4, R5, N, N3, and M01 address registers
- Instruction set supporting both DSP and controller functions
- Controller-style addressing modes and instructions for compact code
- Enhanced bit manipulation instruction set
- Efficient C compiler and local variable support
- Software subroutine and interrupt stack with depth limited only by memory
- Priority level setting for interrupt levels
- JTAG/Enhanced On-Chip Emulation (OnCE) for unobtrusive, real-time debugging that is independent of processor speed

1.3 Operation Parameters

- Up to 60 MHz operation at -40 °C to 105 °C ambient temperature
- Single 3.3 V power supply
- Supply range: $V_{DD} - V_{SS} = 2.7 \text{ V to } 3.6 \text{ V}$, $V_{DDA} - V_{SSA} = 2.7 \text{ V to } 3.6 \text{ V}$

1.4 On-Chip Memory and Memory Protection

- Modified dual Harvard architecture permits as many as three simultaneous accesses to program and data memory
- Internal flash memory with security and protection to prevent unauthorized access
- Memory resource protection (MRP) unit to protect supervisor programs and resources from user programs
- Programming code can reside in flash memory during flash programming
- The dual-ported RAM controller supports concurrent instruction fetches and data accesses, or dual data accesses, by the DSC core.
 - Concurrent accesses provide increased performance.
 - The data and instruction arrive at the core in the same cycle, reducing latency.
- On-chip memory
 - Up to 128 KW program/data flash memory
 - Up to 16 KW dual port data/program RAM

- Up to 16 KW FlexNVM, which can be used as additional program or data flash memory
- Up to 1 KW FlexRAM, which can be configured as enhanced EEPROM (used in conjunction with FlexNVM) or used as additional RAM

1.5 Interrupt Controller

- Five interrupt priority levels
 - Three user programmable priority levels for each interrupt source: level 0, 1, 2
 - Unmaskable level 3 interrupts include: illegal instruction, hardware stack overflow, misaligned data access, SWI3 instruction
 - Maskable level 3 interrupts include: EOnCE step counter, EOnCE breakpoint unit, EOnCE trace buffer
 - Lowest-priority software interrupt: level LP
- Support for nested interrupt: higher priority level interrupt request can interrupt lower priority interrupt subroutine
- Masking of interrupt priority level managed by the 56800EX core
- Two programmable fast interrupts that can be assigned to any interrupt source
- Notification to System Integration Module (SIM) to restart clock when in wait and stop states
- Ability to relocate interrupt vector table

1.6 Peripheral highlights

1.6.1 Enhanced Flex Pulse Width Modulator (eFlexPWM)

- Up to 12 output channels in each module
- 16 bits of resolution for center, edge aligned, and asymmetrical PWMs
- PWMA with accumulative fractional clock calculation
 - Accumulative fractional clock calculation improves the resolution of the PWM period and edge placement
 - Arbitrary PWM edge placement
 - Equivalent to 312 ps PWM frequency and duty-cycle resolution on average
- Each complementary pair can operate with its own PWM frequency base and deadtime values
 - 4 time base in each PWM module
 - Independent top and bottom deadtime insertion for each complementary pair
- PWM outputs can operate as complementary pairs or independent channels
- Independent control of both edges of each PWM output

- Enhanced input capture and output compare functionality on each input
 - Channels not used for PWM generation can be used for buffered output compare functions
 - Channels not used for PWM generation can be used for input capture functions
 - Enhanced dual edge capture functionality
- Synchronization to external hardware or other PWM supported
- Double buffered PWM registers
 - Integral reload rates from 1 to 16
 - Half-cycle reload capability
- Multiple output trigger events can be generated per PWM cycle via hardware
- Support for double switching PWM outputs
- Up to eight fault inputs can be assigned to control multiple PWM outputs
 - Programmable filters for fault inputs
- Independently programmable PWM output polarity
- Individual software control of each PWM output
- All outputs can be programmed to change simultaneously via a FORCE_OUT event
- PWMX pin can optionally output a third PWM signal from each submodule
- Option to supply the source for each complementary PWM signal pair from any of the following:
 - Crossbar module outputs
 - External ADC input, taking into account values set in ADC high and low limit registers

1.6.2 12-bit Analog-to-Digital Converter (Cyclic type)

- Two independent 12-bit analog-to-digital converters (ADCs)
 - 2 x 8-channel external inputs
 - Built-in x1, x2, x4 programmable gain pre-amplifier
 - Maximum ADC clock frequency is up to 20 MHz with 50 ns period
 - Single conversion time of 8.5 ADC clock cycles
 - Additional conversion time of 6 ADC clock cycles
- Sequential, parallel, and independent scan mode
- First 8 samples have offset, limit and zero-crossing calculation supported
- ADC conversions can be synchronized by any module connected to internal crossbar module, such as PWM and timer modules and GPIO and comparators
- Support for simultaneous and software triggering conversions
- Support for multi-triggering mode with a programmable number of conversions on each trigger
- Each ADC has ability to scan and store up to 8 conversion results

1.6.3 Inter-Module Crossbar and AND-OR-INVERT logic

- Provides generalized connections between and among on-chip peripherals: ADCs, 12-bit DAC, Comparators, Quad Timers, eFlexPWMs, PDBs, EWM, Quadrature Decoder, and select I/O pins
- User-defined input/output pins for all modules connected to crossbar
- DMA request and interrupt generation from crossbar
- Write-once protection for all registers
- AND-OR-INVERT function that provides a universal Boolean function generator using a four-term sum-of-products expression, with each product term containing true or complement values of the four selected inputs (A, B, C, D).

1.6.4 Comparator

- Full rail-to-rail comparison range
- Support for high speed mode and low speed mode
- Selectable input source includes external pins and internal DACs
- Programmable output polarity
- 6-bit programmable DAC as voltage reference per comparator
- Three programmable hysteresis levels
- Selectable interrupt on rising edge, falling edge, or toggle of comparator output

1.6.5 12-bit Digital-to-Analog Converter

- 12-bit resolution
- Powerdown mode
- Automatic mode allows the DAC to automatically generate pre-programmed output waveforms including square, triangle, and sawtooth waveforms for applications such as slope compensation
- Programmable period, update rate, and range
- Output can be routed to an internal comparator, ADC, or optionally off chip

1.6.6 Quad Timer

- Four 16-bit up/down counters with programmable prescaler for each counter
- Operation modes: edge count, gated count, signed count, capture, compare, PWM, signal shot, single pulse, pulse string, cascaded, quadrature decode
- Programmable input filter
- Counting start can be synchronized across counters




Figure 1. 56800EX Basic Block Diagram




Figure 2. System Diagram

6.3 ESD handling ratings

Although damage from electrostatic discharge (ESD) is much less common on these devices than on early CMOS circuits, use normal handling precautions to avoid exposure to static discharge. Qualification tests are performed to ensure that these devices can withstand exposure to reasonable levels of static without suffering any permanent damage.

All ESD testing is in conformity with AEC-Q100 Stress Test Qualification. During the device qualification ESD stresses were performed for the human body model (HBM), the machine model (MM), and the charge device model (CDM).

All latch-up testing is in conformity with AEC-Q100 Stress Test Qualification.

A device is defined as a failure if after exposure to ESD pulses the device no longer meets the device specification. Complete DC parametric and functional testing is performed per the applicable device specification at room temperature followed by hot temperature, unless specified otherwise in the device specification.

Table 3. ESD/Latch-up Protection

Characteristic ¹	Min	Max	Unit
ESD for Human Body Model (HBM)	-2000	+2000	V
ESD for Machine Model (MM)	-200	+200	V
ESD for Charge Device Model (CDM)	-500	+500	V
Latch-up current at TA= 85°C (I _{LAT})	-100	+100	mA

1. Parameter is achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted.

6.4 Voltage and current operating ratings

Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the limits specified in [Table 4](#) may affect device reliability or cause permanent damage to the device.

Table 4. Absolute Maximum Ratings (V_{SS} = 0 V, V_{SSA} = 0 V)

Characteristic	Symbol	Notes ¹	Min	Max	Unit
Supply Voltage Range	V _{DD}		-0.3	4.0	V
Analog Supply Voltage Range	V _{DDA}		-0.3	4.0	V
ADC High Voltage Reference	V _{REFHx}		-0.3	4.0	V
Voltage difference V _{DD} to V _{DDA}	ΔV _{DD}		-0.3	0.3	V
Voltage difference V _{SS} to V _{SSA}	ΔV _{SS}		-0.3	0.3	V

Table continues on the next page...

- Pin Group 4: XTAL, EXTAL
 - Pin Group 5: DAC analog output
2. ADC (Cyclic) specifications are not guaranteed when V_{DDA} is below 3.0 V.
 3. Total chip source or sink current cannot exceed 75 mA.

7.3.2 LVD and POR operating requirements

Table 6. PMC Low-Voltage Detection (LVD) and Power-On Reset (POR) Parameters

Characteristic	Symbol	Min	Typ	Max	Unit
POR Assert Voltage ¹	POR		2.0		V
POR Release Voltage ²	POR		2.7		V
LVI_2p7 Threshold Voltage			2.73		V
LVI_2p2 Threshold Voltage			2.23		V

1. During 3.3-volt V_{DD} power supply ramp down
2. During 3.3-volt V_{DD} power supply ramp up (gated by LVI_2p7)

7.3.3 Voltage and current operating behaviors

The following table provides information about power supply requirements and I/O pin characteristics.

Table 7. DC Electrical Characteristics at Recommended Operating Conditions

Characteristic	Symbol	Notes ¹	Min	Typ	Max	Unit	Test Conditions
Output Voltage High	V_{OH}	Pin Group 1	$V_{DD} - 0.5$	—	—	V	$I_{OH} = I_{OHmax}$
Output Voltage Low	V_{OL}	Pin Groups 1, 2	—	—	0.5	V	$I_{OL} = I_{OLmax}$
Digital Input Current High pull-up enabled or disabled	I_{IH}	Pin Groups 1, 2	—	0	+/- 2.5	μA	$V_{IN} = 2.4V$ to 5.5V
Comparator Input Current High	I_{IHC}	Pin Group 3	—	0	+/- 2	μA	$V_{IN} = V_{DDA}$
Oscillator Input Current High	I_{IHOSC}	Pin Group 3	—	0	+/- 2	μA	$V_{IN} = V_{DDA}$
Internal Pull-Up Resistance	$R_{Pull-Up}$		20	—	50	k Ω	—
Internal Pull-Down Resistance	$R_{Pull-Down}$		20	—	50	k Ω	—
Comparator Input Current Low	I_{ILC}	Pin Group 3	—	0	+/- 2	μA	$V_{IN} = 0V$

Table continues on the next page...

Table 7. DC Electrical Characteristics at Recommended Operating Conditions (continued)

Characteristic	Symbol	Notes ¹	Min	Typ	Max	Unit	Test Conditions
Oscillator Input Current Low	I_{ILOS}	Pin Group 3	—	0	+/- 2	μA	$V_{IN} = 0\text{V}$
DAC Output Voltage Range	V_{DAC}	Pin Group 5	Typically $V_{SSA} + 40\text{mV}$	—	Typically $V_{DDA} - 40\text{mV}$	V	$R_{LD} = 3\text{ k}\Omega$ $C_{LD} = 400\text{ pf}$
Output Current ¹ High Impedance State	I_{OZ}	Pin Groups 1, 2	—	0	+/- 1	μA	—
Schmitt Trigger Input Hysteresis	V_{HYS}	Pin Groups 1, 2	$0.06 \times V_{DD}$	—	—	V	—

1. Default Mode

- Pin Group 1: GPIO, TDI, TDO, TMS, TCK
- Pin Group 2: RESET, GPIOA7
- Pin Group 3: ADC and Comparator Analog Inputs
- Pin Group 4: XTAL, EXTAL
- Pin Group 5: DAC

7.3.4 Power mode transition operating behaviors

Parameters listed are guaranteed by design.

NOTE

All address and data buses described here are internal.

Table 8. Reset, Stop, Wait, and Interrupt Timing

Characteristic	Symbol	Typical Min	Typical Max	Unit	See Figure
Minimum RESET Assertion Duration	t_{RA}	16 ¹	—	ns	—
RESET deassertion to First Address Fetch	t_{RDA}	TBD	16 ²	ns	—
Delay from Interrupt Assertion to Fetch of first instruction (exiting Stop)	t_{IF}	361.3	570.9	ns	—

1. If Reset pin filter is enabled, minimum pulse assertion must be greater than 21 ns

2. This value is true if the user sets to 1 the RST_FLT bit in the SIM_CTRL register.

NOTE

In the formulae, T = system clock cycle and T_{osc} = oscillator clock cycle. For an operating frequency of 60 MHz, $T = 16.6\text{ ns}$. At 4 MHz (used coming out of reset and stop modes), $T = 250\text{ ns}$.

Table 9. Current Consumption (continued)

Mode	Maximum Frequency	Conditions	Typical at 3.3 V, 25°C		Maximum at 3.6 V, 105°C	
			I _{DD} ¹	I _{DDA}	I _{DD} ¹	I _{DDA}
LPSTOP (LsSTOP)	2 MHz	<ul style="list-style-type: none"> • 200 kHz Device Clock from Relaxation Oscillator (ROSC) • ROSC in standby mode • Regulators are in standby • PLL disabled • Only PITs and COP enabled; other peripheral modules disabled and clocks gated off³ • Processor core in stop mode 	TBD	TBD	TBD	TBD
VLPRUN	200 kHz	<ul style="list-style-type: none"> • 32 kHz Device Clock • Clocked by a 32 kHz external clock source • Oscillator in power down • All ROSCs disabled • Large regulator is in standby • Small regulator is disabled • PLL disabled • Repeat NOP instructions • All peripheral modules, except COP and EWM, disabled and clocks gated off • Simple loop running from platform instruction buffer 	TBD	TBD	TBD	TBD
VLPWAIT	200 kHz	<ul style="list-style-type: none"> • 32 kHz Device Clock • Clocked by a 32 kHz external clock source • Oscillator in power down • All ROSCs disabled • Large regulator is in standby • Small regulator is disabled • PLL disabled • All peripheral modules, except COP, disabled and clocks gated off • Processor core in wait mode 	TBD	TBD	TBD	TBD
VLPSTOP	200 kHz	<ul style="list-style-type: none"> • 32 kHz Device Clock • Clocked by a 32 kHz external clock source • Oscillator in power down • All ROSCs disabled • Large regulator is in standby • Small regulator is disabled • PLL disabled • All peripheral modules, except COP, disabled and clocks gated off • Processor core in stop mode 	TBD	TBD	TBD	TBD

1. No output switching, all ports configured as inputs, all inputs low, no DC loads

2. ADC power consumption at higher frequency can be found in [Table 26](#)

3. In all chip LP modes and flash memory VLP modes, the maximum frequency for flash memory operation is 500 kHz due to the fixed frequency ratio of 1:4 between the CPU clock and the flash clock.

7.5.2 Thermal attributes

This section provides information about operating temperature range, power dissipation, and package thermal resistance. Power dissipation on I/O pins is usually small compared to the power dissipation in on-chip logic and voltage regulator circuits, and it is user-determined rather than being controlled by the MCU design. To account for $P_{I/O}$ in power calculations, determine the difference between actual pin voltage and V_{SS} or V_{DD} and multiply by the pin current for each I/O pin. Except in cases of unusually high pin current (heavy loads), the difference between pin voltage and V_{SS} or V_{DD} is very small.

See [Thermal Design Considerations](#) for more detail on thermal design considerations.

Board type	Symbol	Description	48 LQFP	64 LQFP	Unit	Notes
Single-layer (1s)	$R_{\theta JA}$	Thermal resistance, junction to ambient (natural convection)	70	64	°C/W	1, 2
Four-layer (2s2p)	$R_{\theta JA}$	Thermal resistance, junction to ambient (natural convection)	46	46	°C/W	1, 3
Single-layer (1s)	$R_{\theta JMA}$	Thermal resistance, junction to ambient (200 ft./min. air speed)	57	52	°C/W	1,3
Four-layer (2s2p)	$R_{\theta JMA}$	Thermal resistance, junction to ambient (200 ft./min. air speed)	39	39	°C/W	1,3
—	$R_{\theta JB}$	Thermal resistance, junction to board	23	28	°C/W	4
—	$R_{\theta JC}$	Thermal resistance, junction to case	17	15	°C/W	5
—	Ψ_{JT}	Thermal characterization parameter, junction to package top outside center (natural convection)	3	3	°C/W	6

8.3.3 External Crystal or Resonator Requirement

Table 20. Crystal or Resonator Requirement

Characteristic	Symbol	Min	Typ	Max	Unit
Frequency of operation	f_{XOSC}	4	8	16	MHz

8.3.4 Relaxation Oscillator Timing

Table 21. Relaxation Oscillator Electrical Specifications

Characteristic	Symbol	Min	Typ	Max	Unit
8 MHz Output Frequency ¹					
RUN Mode					
• 0°C to 105°C		7.84	8	8.16	MHz
• -40°C to 105°C		7.76	8	8.24	
Standby Mode (IRC trimmed @ 8 MHz)					
• -40°C to 105°C		TBD	TBD	TBD	kHz
8 MHz Frequency Variation					
RUN Mode					
Due to temperature					
• 0°C to 105°C			+/-1.5	+/-2	%
• -40°C to 105°C			+/- 1.5	+/-3	
Standby Mode			Unspecified		
32 kHz Output Frequency ²					
RUN Mode					
• -40°C to 105°C		TBD	32	TBD	kHz
32 kHz Output Frequency Variation					
RUN Mode					
Due to temperature					
• -40°C to 105°C			+/-2.5	+/-4	%
Stabilization Time	tstab				
• 8 MHz output ³			0.12	0.4	μs
• 32 kHz output ⁴			14.4	16.2	
Output Duty Cycle		48	50	52	%

1. Frequency after application of 8 MHz trim
2. Frequency after application of 32 kHz trim
3. Standby to run mode transition
4. Power down to run mode transition

Table 23. Flash command timing specifications (continued)

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
t_{eewr8b8k}	Byte-write to FlexRAM execution time: • 8 KB EEPROM backup	—	340	1700	μs	
$t_{\text{eewr8b16k}}$	• 16 KB EEPROM backup	—	385	1800	μs	
$t_{\text{eewr8b32k}}$	• 32 KB EEPROM backup	—	475	2000	μs	
Word-write to FlexRAM for EEPROM operation						
$t_{\text{eewr16bers}}$	Word-write to erased FlexRAM location execution time	—	175	260	μs	
$t_{\text{eewr16b8k}}$	Word-write to FlexRAM execution time: • 8 KB EEPROM backup	—	340	1700	μs	
$t_{\text{eewr16b16k}}$	• 16 KB EEPROM backup	—	385	1800	μs	
$t_{\text{eewr16b32k}}$	• 32 KB EEPROM backup	—	475	2000	μs	
Longword-write to FlexRAM for EEPROM operation						
$t_{\text{eewr32bers}}$	Longword-write to erased FlexRAM location execution time	—	360	540	μs	
$t_{\text{eewr32b8k}}$	Longword-write to FlexRAM execution time: • 8 KB EEPROM backup	—	545	1950	μs	
$t_{\text{eewr32b16k}}$	• 16 KB EEPROM backup	—	630	2050	μs	
$t_{\text{eewr32b32k}}$	• 32 KB EEPROM backup	—	810	2250	μs	

1. Assumes 25MHz flash clock frequency.
2. Maximum times for erase parameters based on expectations at cycling end-of-life.
3. For byte-writes to an erased FlexRAM location, the aligned word containing the byte must be erased.

8.4.1.2 Reliability specifications

Table 24. NVM reliability specifications

Symbol	Description	Min.	Typ. ¹	Max.	Unit	Notes
Program Flash						
$t_{\text{nvmretp10k}}$	Data retention after up to 10 K cycles	5	50	—	years	
$t_{\text{nvmretp1k}}$	Data retention after up to 1 K cycles	20	100	—	years	
η_{nvmcycp}	Cycling endurance	10 K	50 K	—	cycles	2
Data Flash						
$t_{\text{nvmretd10k}}$	Data retention after up to 10 K cycles	5	50	—	years	
$t_{\text{nvmretd1k}}$	Data retention after up to 1 K cycles	20	100	—	years	
η_{nvmcycd}	Cycling endurance	10 K	50 K	—	cycles	2
FlexRAM as EEPROM						
$t_{\text{nvmretee100}}$	Data retention up to 100% of write endurance	5	50	—	years	
$t_{\text{nvmretee10}}$	Data retention up to 10% of write endurance	20	100	—	years	

Table continues on the next page...

Table 24. NVM reliability specifications (continued)

Symbol	Description	Min.	Typ. ¹	Max.	Unit	Notes
	Write endurance					3
$n_{\text{nvmwree16}}$	• EEPROM backup to FlexRAM ratio = 16	35 K	175 K	—	writes	
$n_{\text{nvmwree128}}$	• EEPROM backup to FlexRAM ratio = 128	315 K	1.6 M	—	writes	
$n_{\text{nvmwree512}}$	• EEPROM backup to FlexRAM ratio = 512	1.27 M	6.4 M	—	writes	
$n_{\text{nvmwree4k}}$	• EEPROM backup to FlexRAM ratio = 4096	10 M	50 M	—	writes	
$n_{\text{nvmwree8k}}$	• EEPROM backup to FlexRAM ratio = 8192	20 M	100 M	—	writes	

1. Typical data retention values are based on measured response accelerated at high temperature and derated to a constant 25°C use profile. Engineering Bulletin EB618 does not apply to this technology. Typical endurance defined in Engineering Bulletin EB619.
2. Cycling endurance represents number of program/erase cycles at $-40^{\circ}\text{C} \leq T_j \leq 125^{\circ}\text{C}$.
3. Write endurance represents the number of writes to each FlexRAM location at $-40^{\circ}\text{C} \leq T_j \leq 125^{\circ}\text{C}$ influenced by the cycling endurance of the FlexNVM (same value as data flash) and the allocated EEPROM backup. Minimum and typical values assume all byte-writes to FlexRAM.

8.5 Analog

8.5.1 12-bit Cyclic Analog-to-Digital Converter (ADC) Parameters

Table 25. 12-bit ADC Electrical Specifications

Characteristic	Symbol	Min	Typ	Max	Unit
Recommended Operating Conditions					
Supply Voltage ¹	V_{DDA}	2.7	3.3	3.6	V
Vrefh Supply Voltage ²	V_{refhx}	3.0		V_{DDA}	V
ADC Conversion Clock ³	f_{ADCCLK}	0.6		20	MHz
Conversion Range	R_{AD}	V_{REFL}		V_{REFH}	V
Input Voltage Range ⁴	V_{ADIN}				V
External Reference		V_{REFL}		V_{REFH}	
Internal Reference		V_{SSA}		V_{DDA}	
Timing and Power					
Conversion Time	t_{ADC}		6		ADC Clock Cycles
Sample Time	t_{ADS}	1		5	ADC Clock Cycles
ADC Power-Up Time (from adc_pdn)	t_{ADPU}		13		ADC Clock Cycles

Table continues on the next page...

Table 25. 12-bit ADC Electrical Specifications (continued)

Characteristic	Symbol	Min	Typ	Max	Unit
ADC RUN Current (per ADC block) <ul style="list-style-type: none"> at 600 kHz ADC Clock, LP mode ≤ 8.33 MHz ADC Clock, 00 mode ≤ 12.5 MHz ADC Clock, 01 mode ≤ 16.67 MHz ADC Clock, 10 mode ≤ 20 MHz ADC Clock, 11 mode 	I_{ADRUN}		1 5 9 15 19		mA
ADC Powerdown Current (adc_pdn enabled)	$I_{ADPWRDWN}$		0.02		μA
V_{REFH} Current	I_{VREFH}		0.001		μA
Accuracy (DC or Absolute)					
Integral non-Linearity ⁵	I_{NL}		+/- 3	+/- 5	LSB ⁶
Differential non-Linearity ⁵	DNL		+/- 0.6	+/- 1	LSB ⁶
Monotonicity					
Offset ⁷ <ul style="list-style-type: none"> ≤15 MHz ADC Clock Internal/External Reference >15 MHz ADC Clock Internal/External Reference 	V_{OFFSET}	+/- 4.03 +/- 7.25	+/- 8.86 +/- 13.70		mV
Gain Error	E_{GAIN}		0.801 to 0.809	0.798 to 0.814	mV
AC Specifications⁸					
Signal to Noise Ratio	SNR		59		dB
Total Harmonic Distortion	THD		64		dB
Spurious Free Dynamic Range	SFDR		65		dB
Signal to Noise plus Distortion	SINAD		59		dB
Effective Number of Bits	ENOB		9.5		bits
ADC Inputs					
Input Leakage Current	I_{IN}		0	+/-2	μA
Input Injection Current ⁹	I_{INJ}			+/-3	mA
Input Capacitance Sampling Capacitor <ul style="list-style-type: none"> 1x mode 2x mode 4x mode 	C_{ADI}		1.4 2.8 5.6		pF

1. If the ADC's reference is from V_{DDA} : When V_{DDA} is below 3.0 V, the ADC functions but ADC specifications are not guaranteed.
2. When the input is at the V_{refl} level, the resulting output will be all zeros (hex 000), plus any error contribution due to offset and gain error. When the input is at the V_{refh} level the output will be all ones (hex FFF), minus any error contribution due to offset and gain error.
3. ADC clock duty cycle min/max is 45/55%
4. When V_{refh} is supplied externally
5. I_{NL} measured from $V_{IN} = V_{REFL}$ to $V_{IN} = V_{REFH}$
6. LSB = Least Significant Bit = 0.806 mV at 3.3 V V_{DDA} , x1 Gain Setting

8.7.2 Queued Serial Communication Interface (SCI) Timing

Parameters listed are guaranteed by design.

Table 33. SCI Timing

Characteristic	Symbol	Min	Max	Unit	See Figure
Baud rate ¹	BR	—	($f_{MAX}/16$)	Mbps	—
RXD pulse width	RXD _{PW}	0.965/BR	1.04/BR	ns	Figure 19
TXD pulse width	TXD _{PW}	0.965/BR	1.04/BR	ns	Figure 20
LIN Slave Mode					
Deviation of slave node clock from nominal clock rate before synchronization	F _{TOL_UNSYNCH}	-14	14	%	—
Deviation of slave node clock relative to the master node clock after synchronization	F _{TOL_SYNCH}	-2	2	%	—
Minimum break character length	T _{BREAK}	13	—	Master node bit periods	—
		11	—	Slave node bit periods	—

1. f_{MAX} is the frequency of operation of the SCI clock in MHz, which can be selected system clock (max. 120 MHz depending on part number) or 2x system clock (max. 200 MHz) for the devices.




Figure 19. RXD Pulse Width




Figure 20. TXD Pulse Width

8.7.3 Freescale's Scalable Controller Area Network (FlexCAN)

Table 34. FlexCAN Timing Parameters

Characteristic	Symbol	Min	Max	Unit
Baud Rate	BR _{CAN}	—	1	Mbps
CAN Wakeup dominant pulse filtered	T _{WAKEUP}	—	2	μs
CAN Wakeup dominant pulse pass	T _{WAKEUP}	5	—	μs




Figure 23. 64-pin LQFP




Figure 24. 48-pin LQFP

12 Product Documentation

The documents listed in [Table 36](#) are required for a complete description and proper design with the device. Documentation is available from local Freescale distributors, Freescale Semiconductor sales offices, or online at <http://www.freescale.com>.