



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Braduct Statuc	Activo
FIGUULE STATUS	ALLIVE
Core Processor	56800EX
Core Size	32-Bit Single-Core
Speed	60MHz
Connectivity	CANbus, I <sup>2</sup> C, LINbus, SCI, SPI
Peripherals	Brown-out Detect/Reset, DMA, LVD, POR, PWM, WDT
Number of I/O	39
Program Memory Size	96КВ (96К х 8)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	16К х 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 10x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mc56f84451vlf

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# 1 Overview

# 1.1 MC56F844x/5x/7x Product Family

The following table highlights major features, including features that differ among members of the family. Features not listed are shared by all members of the family.

Part									MC5	6F84								
Number	789	786	769	766	763	553	550	543	540	587	585	567	565	462	452	451	442	441
Core frequency (MHz)	100	100	100	100	100	80	80	80	80	80	80	80	80	60	60	60	60	60
Flash memory (KB)	256	256	128	128	128	96	96	64	64	256	256	128	128	128	96	96	64	64
FlevNVM/ FlexRAM (KB)	32/2	32/2	32/2	32/2	32/2	32/2	32/2	32/2	32/2	32/2	32/2	32/2	32/2	32/2	32/2	32/2	32/2	32/2
Total flash memory, including FlexNVM (KB) <sup>1</sup>	288	288	160	160	160	128	128	96	96	288	288	160	160	160	128	128	96	96
RAM (KB)	32	32	24	24	24	16	16	8	8	32	32	24	24	24	16	16	8	8
Memory resource protection	Yes																	
External Watchdog	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
12-bit Cyclic ADC channels	2x8 (300 ns)	2x8 (300 ns)	2x8 (300 ns)	2x8 (300 ns)	2x8 (300 ns)	2x8 (300 ns)	2x5 (300 ns)	2x8 (300 ns)	2x5 (300 ns)	2x8 (600 ns)	2x8 (600 ns)	2x8 (600 ns)	2x8 (600 ns)	2x8 (600 ns)	2x8 (600 ns)	2x5 (600 ns)	2x8 (600 ns)	2x5 (600 ns)
16-bit SAR ADC (with Temp Sensor) channels	1x 16	1x 10	1x 16	1x 10	1x8	1x8	0	1x8	0	1x 16	1x 10	1x 16	1x 10	0	1x8	0	1x8	0
PWMA with input capture:																		
High- resolution channels	1x8	1x8	1x8	1x8	1x8	1x8	1x6	1x8	1x6	0	0	0	0	0	0	0	0	0

Table 1.	56F844x/5x/7x	Family
		i anny

Table continues on the next page ...

#### Overview

- 32-bit arithmetic and logic multi-bit shifter
- Four 36-bit accumulators, including extension bits
- Parallel instruction set with unique DSP addressing modes
- Hardware DO and REP loops
- Bit reverse address mode, effectively supporting DSP and Fast Fourier Transform algorithms
- Full shadowing of the register stack for zero-overhead context saves and restores: nine shadow registers corresponding to the R0, R1, R2, R3, R4, R5, N, N3, and M01 address registers
- Instruction set supporting both DSP and controller functions
- Controller-style addressing modes and instructions for compact code
- Enhanced bit manipulation instruction set
- Efficient C compiler and local variable support
- Software subroutine and interrupt stack with depth limited only by memory
- Priority level setting for interrupt levels
- JTAG/Enhanced On-Chip Emulation (OnCE) for unobtrusive, real-time debugging that is independent of processor speed

# **1.3 Operation Parameters**

- Up to 60 MHz operation at -40 °C to 105 °C ambient temperature
- Single 3.3 V power supply
- Supply range:  $V_{DD}$   $V_{SS}$  = 2.7 V to 3.6 V,  $V_{DDA}$   $V_{SSA}$  = 2.7 V to 3.6 V

# 1.4 On-Chip Memory and Memory Protection

- Modified dual Harvard architecture permits as many as three simultaneous accesses to program and data memory
- Internal flash memory with security and protection to prevent unauthorized access
- Memory resource protection (MRP) unit to protect supervisor programs and resources from user programs
- Programming code can reside in flash memory during flash programming
- The dual-ported RAM controller supports concurrent instruction fetches and data accesses, or dual data accesses, by the DSC core.
  - Concurrent accesses provide increased performance.
  - The data and instruction arrive at the core in the same cycle, reducing latency.
- On-chip memory
  - Up to 128 KW program/data flash memory
  - Up to 16 KW dual port data/program RAM

MC56F844xx Advance Information Data Sheet, Rev. 2, 06/2012.

- Up to 16 KW FlexNVM, which can be used as additional program or data flash memory
- Up to 1 KW FlexRAM, which can be configured as enhanced EEPROM (used in conjunction with FlexNVM) or used as additional RAM

# 1.5 Interrupt Controller

- Five interrupt priority levels
  - Three user programmable priority levels for each interrupt source: level 0, 1, 2
  - Unmaskable level 3 interrupts include: illegal instruction, hardware stack overflow, misaligned data access, SWI3 instruction
  - Maskable level 3 interrupts include: EOnCE step counter, EOnCE breakpoint unit, EOnCE trace buffer
  - Lowest-priority software interrupt: level LP
- Support for nested interrupt: higher priority level interrupt request can interrupt lower priority interrupt subroutine
- Masking of interrupt priority level managed by the 56800EX core
- Two programmable fast interrupts that can be assigned to any interrupt source
- Notification to System Integration Module (SIM) to restart clock when in wait and stop states
- Ability to relocate interrupt vector table

# 1.6 Peripheral highlights

# 1.6.1 Enhanced Flex Pulse Width Modulator (eFlexPWM)

- Up to 12 output channels in each module
- 16 bits of resolution for center, edge aligned, and asymmetrical PWMs
- PWMA with accumulative fractional clock calculation
  - Accumulative fractional clock calculation improves the resolution of the PWM period and edge placement
  - Arbitrary PWM edge placement
  - Equivalent to 312 ps PWM frequency and duty-cycle resolution on average
- Each complementary pair can operate with its own PWM frequency base and deadtime values
  - 4 time base in each PWM module
  - Independent top and bottom deadtime insertion for each complementary pair
- PWM outputs can operate as complementary pairs or independent channels
- Independent control of both edges of each PWM output

### 1.6.7 Queued Serial Communications Interface (QSCI) Modules

- Operating clock up to two times CPU operating frequency
- Four-word-deep FIFOs available on both transmit and receive buffers
- Standard mark/space non-return-to-zero (NRZ) format
- 13-bit integer and 3-bit fractional baud rate selection
- Full-duplex or single-wire operation
- Programmable 8-bit or 9-bit data format
- Error detection capability
- Two receiver wakeup methods:
  - Idle line
  - Address mark
- 1/16 bit-time noise detection

### 1.6.8 Queued Serial Peripheral Interface (QSPI) Modules

- Maximum 25 Mbps baud rate
- Selectable baud rate clock sources for low baud rate communication
- Baud rate as low as Baudrate\_Freq\_in / 8192
- Full-duplex operation
- Master and slave modes
- Double-buffered operation with separate transmit and receive registers
- Four-word-deep FIFOs available on transmit and receive buffers
- Programmable length transmissions (2 bits to 16 bits)
- Programmable transmit and receive shift order (MSB as first bit transmitted)

#### 1.6.9 Inter-Integrated Circuit (I2C)/System Management Bus (SMBus) Modules

- Compatible with I2C bus standard
- Support for System Management Bus (SMBus) specification, version2
- Multi-master operation
- General call recognition
- 10-bit address extension
- Dual slave addresses
- Programmable glitch input filter

### 1.6.10 Flex Controller Area Network (FlexCAN) Module

• Clock source from PLL or XOSC/CLKIN

- All pins except JTAG and RESETB pins default to be GPIO inputs
- 2 mA / 9 mA source/sink capability
- Controllable output slew rate

### 1.7 Block Diagrams

The 56800EX core is based on a modified dual Harvard-style architecture consisting of three execution units operating in parallel, allowing as many as six operations per instruction cycle. The MCU-style programming model and optimized instruction set allow straightforward generation of efficient, compact DSP and control code. The instruction set is also highly efficient for C compilers to enable rapid development of optimized control applications.

The device's basic architecture appears in Figure 1 and Figure 2. Figure 1 illustrates how the 56800EX system buses communicate with internal memories and the IPBus interface and the internal connections among each unit of the 56800EX core. Figure 2 shows the peripherals and control blocks connected to the IPBus bridge. See the specific device's Reference Manual for details.

# 2 Signal groups

The input and output signals of the MC56F84xxx are organized into functional groups, as detailed in Table 2.

Functional Group	Number of Pins in 48LQFP	Number of Pins in 64LQFP	Number of Pins in 80LQFP	Number of Pins in 100LQFP
Power Inputs (V <sub>DD</sub> , V <sub>DDA</sub> , V <sub>CAP</sub> )	5	6	6	6
Ground (V <sub>SS</sub> , V <sub>SSA</sub> )	4	4	4	4
Reset	1	1	1	1
eFlexPWM ports, not including fault pins	6	9	N/A	N/A
Queued Serial Peripheral Interface (QSPI) ports	5	6	8	15
Queued Serial Communications Interface (QSCI) ports	6	9	13	15
Inter-Integrated Circuit (I <sup>2</sup> C) interface ports	4	6	6	6
12-bit Analog-to-Digital Converter (Cyclic ADC) inputs	10	16	16	16
16-bit Analog-to-Digital Converter (SAR ADC) inputs	2	8	10	16
Analog Comparator inputs/outputs	10/4	13/6	13/6	16/6
12-bit Digital-to-Analog output	1	1	1	1
Quad Timer Module (TMR) ports	6	9	11	13
Controller Area Network (FlexCAN)	2	2	2	2
Inter-Module Crossbar inputs/outputs	12/2	16/6	19/17	25/19
Clock inputs/outputs	2/2	2/2	2/3	2/3
JTAG / Enhanced On-Chip Emulation (EOnCE)	4	4	4	4

Table 2. Functional Group Pin Allocations

# 3 Ordering parts

## 3.1 Determining valid orderable parts

Valid orderable part numbers are provided on the web. To determine the orderable part numbers for this device, go to www.freescale.com and perform a part number search for the following device numbers: MC56F84

# 4 Part identification

# 4.4 Example

This is an example part number: MC56F84789VLL

# 5 Terminology and guidelines

# 5.1 Definition: Operating requirement

An *operating requirement* is a specified value or range of values for a technical characteristic that you must guarantee during operation to avoid incorrect operation and possibly decreasing the useful life of the chip.

### 5.1.1 Example

This is an example of an operating requirement, which you must meet for the accompanying operating behaviors to be guaranteed:

Symbol	Description	Min.	Max.	Unit
V <sub>DD</sub>	1.0 V core supply voltage	0.9	1.1	V

# 5.2 Definition: Operating behavior

An *operating behavior* is a specified value or range of values for a technical characteristic that are guaranteed during operation if you meet the operating requirements and any other specified conditions.

## 5.2.1 Example

This is an example of an operating behavior, which is guaranteed if you meet the accompanying operating requirements:

Symbol	Description	Min.	Max.	Unit
I <sub>WP</sub>	Digital I/O weak pullup/ pulldown current	10	130	μA

Terminology and guidelines

# 5.5 Result of exceeding a rating



# 5.6 Relationship between ratings and operating requirements



# 5.7 Guidelines for ratings and operating requirements

Follow these guidelines for ratings and operating requirements:

- Never exceed any of the chip's ratings.
- During normal operation, don't exceed any of the chip's operating requirements.
- If you must exceed an operating requirement at times other than during normal operation (for example, during power sequencing), limit the duration as much as possible.

Absolute maximum ratings in Table 4 are stress ratings only, and functional operation at the maximum is not guaranteed. Stress beyond these ratings may affect device reliability or cause permanent damage to the device.

Unless otherwise stated, all specifications within this chapter apply over the temperature range of -40°C to 105°C ambient temperature over the following supply ranges: VSS = VSSA = 0 V, VDD = VDDA = 3.0 V to 3.6 V, CL  $\leq$  50 pF, f<sub>OP</sub> = 60 MHz.

#### CAUTION

This device contains protective circuitry to guard against damage due to high static voltage or electrical fields. However, normal precautions are advised to avoid application of any voltages higher than maximum-rated voltages to this highimpedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate voltage level.

# 7.2 AC Electrical Characteristics

Tests are conducted using the input levels specified in Table 7. Unless otherwise specified, propagation delays are measured from the 50% to the 50% point, and rise and fall times are measured between the 10% and 90% points, as shown in Figure 3.



#### Figure 3. Input Signal Measurement References

Figure 4 shows the definitions of the following signal states:

- Active state, when a bus or signal is driven, and enters a low impedance state
- Tri-stated, when a bus or signal is placed in a high impedance state
- Data Valid state, when a signal level has reached  $V_{OL}$  or  $V_{OH}$
- Data Invalid state, when a signal level is in transition between  $V_{\mbox{OL}}$  and  $V_{\mbox{OH}}$

# 7.5.2 Thermal attributes

This section provides information about operating temperature range, power dissipation, and package thermal resistance. Power dissipation on I/O pins is usually small compared to the power dissipation in on-chip logic and voltage regulator circuits, and it is user-determined rather than being controlled by the MCU design. To account for  $P_{I/O}$  in power calculations, determine the difference between actual pin voltage and  $V_{SS}$  or  $V_{DD}$  and multiply by the pin current for each I/O pin. Except in cases of unusually high pin current (heavy loads), the difference between pin voltage and  $V_{SS}$  or  $V_{DD}$  is very small.

Board type	Symbol	Description	48 LQFP	64 LQFP	Unit	Notes
Single-layer (1s)	R <sub>0JA</sub>	Thermal resistance, junction to ambient (natural convection)	70	64	°C/W	1, 2
Four-layer (2s2p)	R <sub>0JA</sub>	Thermal resistance, junction to ambient (natural convection)	46	46	°C/W	1, 3
Single-layer (1s)	R <sub>ejma</sub>	Thermal resistance, junction to ambient (200 ft./ min. air speed)	57	52	°C/W	1,3
Four-layer (2s2p)	R <sub>0JMA</sub>	Thermal resistance, junction to ambient (200 ft./ min. air speed)	39	39	°C/W	1,3
	R <sub>0JB</sub>	Thermal resistance, junction to board	23	28	°C/W	4
_	R <sub>θJC</sub>	Thermal resistance, junction to case	17	15	°C/W	5
_	Ψ <sub>JT</sub>	Thermal characterization parameter, junction to package top outside center (natural convection)	3	3	°C/W	6

See Thermal Design Considerations for more detail on thermal design considerations.

# 8.3.3 External Crystal or Resonator Requirement

Table 20.	Crystal or	Resonator	Requirement
-----------	------------	-----------	-------------

Characteristic	Symbol	Min	Тур	Max	Unit
Frequency of operation	f <sub>xosc</sub>	4	8	16	MHz

## 8.3.4 Relaxation Oscillator Timing

#### Table 21. Relaxation Oscillator Electrical Specifications

Characteristic	Symbol	Min	Тур	Max	Unit
8 MHz Output Frequency <sup>1</sup>					
RUN Mode • 0°C to 105°C		7.04		0.40	
<ul> <li>-40°C to 105°C</li> </ul>		7.84	8	8.16	MHZ
Standby Mode (IRC trimmed @ 8 MHz) • -40°C to 105°C		7.76	8	8.24	
		TBD	TBD	TBD	kHz
8 MHz Frequency Variation					
RUN Mode					
Due to temperature					
• 0°C to 105°C			+/-1.5	+/-2	%
• -40°C 10 105°C			+/- 1.5	+/-3	
Standby Mode			Unspecified		
32 kHz Output Frequency <sup>2</sup>					
RUN Mode • -40°C to 105°C					
		TBD	32	TBD	kHz
32 kHz Output Frequency Variation					
RUN Mode					
Due to temperature					
• -40°C to 105°C			+/-2.5	+/-4	%
Stabilization Time	tstab				
<ul> <li>&amp; MHZ OUTPUT<sup>2</sup></li> <li>32 kHz output<sup>4</sup></li> </ul>			0.12	0.4	μs
			14.4	16.2	
Output Duty Cycle		48	50	52	%

1. Frequency after application of 8 MHz trim

2. Frequency after application of 32 kHz trim

3. Standby to run mode transition

4. Power down to run mode transition

- 7. Offset over the conversion range of 0025 to 4080
- 8. Measured converting a 1 kHz input Full Scale sine wave
- 9. The current that can be injected into or sourced from an unselected ADC input without affecting the performance of the ADC

#### 8.5.1.1 Equivalent Circuit for ADC Inputs

The following figure illustrates the ADC input circuit during sample and hold. S1 and S2 are always opened/closed at non-overlapping phases and operate at the ADC clock frequency. The following equation gives equivalent input impedance when the input is selected.



- 1. Parasitic capacitance due to package, pin-to-pin and pin-to-package base coupling; 1.8pF
- 2. Parasitic capacitance due to the chip bond pad, ESD protection devices and signal routing; 2.04pF
- 3. 8 pF noise damping capacitor
- 4. Sampling capacitor at the sample and hold circuit. Capacitor C1 is normally disconnected from the input and is only connected to it at sampling time; 1.4pF for x1 gain; 2.8pf for x2 gain, and 5.6pf for x4 gain
- 5. S1 and S2 switch phases are non-overlapping and operate at the ADC clock frequency



Figure 9. Equivalent Circuit for A/D Loading

# 8.5.2 16-bit SAR ADC electrical specifications

#### 8.5.2.1 16-bit ADC operating conditions Table 26. 16-bit ADC operating conditions

Symbol	Description	Conditions	Min.	Typ. <sup>1</sup>	Max.	Unit	Notes
V <sub>DDA</sub>	Supply voltage	Absolute	2.7	_	3.6	V	
$\Delta V_{DDA}$	Supply voltage	Delta to V <sub>DD</sub> (V <sub>DD</sub> -V <sub>DDA</sub> )	-100	0	+100	mV	2
$\Delta V_{SSA}$	Ground voltage	Delta to V <sub>SS</sub> (V <sub>SS</sub> -V <sub>SSA</sub> )	-100	0	+100	mV	2
V <sub>REFH</sub>	ADC reference voltage high	Absolute	V <sub>DDA</sub>	V <sub>DDA</sub>	V <sub>DDA</sub>	V	3
V <sub>REFL</sub>	ADC reference voltage low	Absolute	V <sub>SSA</sub>	V <sub>SSA</sub>	V <sub>SSA</sub>	V	4
V <sub>ADIN</sub>	Input voltage		V <sub>SSA</sub>	_	V <sub>DDA</sub>	V	
C <sub>ADIN</sub>	Input capacitance	16 bit modes	_	8	10	pF	
		• 8/10/12 bit modes	_	4	5		
R <sub>ADIN</sub>	Input resistance		—	2	5	kΩ	
R <sub>AS</sub>	Analog source resistance	12 bit modes f <sub>ADCK</sub> < 4MHz	_		5	kΩ	5
f <sub>ADCK</sub>	ADC conversion clock frequency	≤ 12 bit modes	1.0		18.0	MHz	6
f <sub>ADCK</sub>	ADC conversion clock frequency	16 bit modes	2.0	_	12.0	MHz	6
C <sub>rate</sub>	ADC conversion rate	≤ 12 bit modes No ADC hardware averaging Continuous conversions enabled, subsequent conversion time	20.000	_	818.330	Ksps	7
C <sub>rate</sub>	ADC conversion rate	16 bit modes No ADC hardware averaging Continuous conversions enabled, subsequent conversion time	37.037	_	461.467	Ksps	7

Typical values assume V<sub>DDA</sub> = 3.0 V, Temp = 25°C, f<sub>ADCK</sub> = 1.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.

- 2. DC potential difference.
- 3.  $V_{\text{REFH}}$  is internally tied to  $V_{\text{DDA}}$ .
- 4.  $V_{\text{REFL}}$  is internally tied to  $V_{\text{SSA}}$ .
- 5. This resistance is external to MCU. The analog source resistance should be kept as low as possible in order to achieve the best results. The results in this datasheet were derived from a system which has <8  $\Omega$  analog source resistance. The R<sub>AS</sub>/ C<sub>AS</sub> time constant should be kept to <1ns.
- 6. To use the maximum ADC conversion clock frequency, the ADHSC bit should be set and the ADLPC bit should be clear.

#### System modules

Symbol	Description	Conditions <sup>1</sup>	Min.	Typ. <sup>2</sup>	Max.	Unit	Notes
E <sub>FS</sub>	Full-scale error	12 bit modes	_	-4	-5.4	LSB <sup>4</sup>	V <sub>ADIN</sub> =
		<ul> <li>&lt;12 bit modes</li> </ul>	_	-1.4	-1.8		V <sub>DDA</sub>
EQ	Quantization	16 bit modes	_	-1 to 0		LSB <sup>4</sup>	
	error	12 bit modes	-	_	±0.5		
ENOB	Effective number	16 bit single-ended mode					6
	of bits	• Avg=32	12.2	13.9	_	bits	
		• Avg=4	11.4	13.1		bits	
		12 bit single-ended mode					
		• Avg=32		10.8		hits	
	• Avg=1		10.2	_	bits		
SINAD	Signal-to-noise plus distortion	See ENOB	6.02 × ENOB + 1.76			dB	
THD Total harmonic	16 bit single-ended mode					7	
	distortion	• Avg=32	_	-85	_	dB	
		12 bit single-ended mode					
		• Avg=32	_	-74	_	dB	
SFDR	Spurious free	16 bit single-ended mode					7
	dynamic range	• Avg=32	78	90		dB	
		12 bit single-ended mode					
		• Avg=32		78	_	dB	
E <sub>IL</sub> Input leakage error	Input leakage error			$I_{In} \times R_{AS}$		mV	I <sub>In</sub> = leakage current
							(refer to the device's voltage and current operating

25°C

–40°C to 105°C

Temp sensor

Temp sensor

slope

voltage

 $V_{\text{TEMP25}}$ 

1. All accuracy numbers assume the ADC is calibrated with  $V_{REFH} = V_{DDA}$ 2. Typical values assume  $V_{DDA} = 3.0 \text{ V}$ , Temp = 25°C,  $f_{ADCK} = 2.0 \text{ MHz}$  unless otherwise stated. Typical values are for reference only and are not tested in production.

\_\_\_\_

1.715

722

\_\_\_\_

\_\_\_\_

mV/°C

mV

8

**PWMs and timers** 

Characteristic	Symbol	Min <sup>1</sup>	Max	Unit	See Figure
Timer input period	P <sub>IN</sub>	2T + 6	—	ns	Figure 14
Timer input high/low period	P <sub>INHL</sub>	1T + 3	_	ns	Figure 14
Timer output period	P <sub>OUT</sub>	33	_	ns	Figure 14
Timer output high/low period	POUTHL	16.7	_	ns	Figure 14

Table 31. Timer Timing

1. T = clock cycle. For 60 MHz operation, T = 16.7 ns.



Figure 14. Timer Timing

### 8.7 Communication interfaces

### 8.7.1 Queued Serial Peripheral Interface (SPI) Timing

Parameters listed are guaranteed by design.

Table 32.	SPI	Timing
-----------	-----	--------

Characteristic	Symbol	Min	Max	Unit	See Figure
Cycle time	t <sub>C</sub>				Figure 15
Master		55	_	ns	Figure 16
Slave		55	_	ns	Figure 17
					Figure 18
Enable lead time	t <sub>ELD</sub>				Figure 18
Master		—	—	ns	
Slave		17.5	_	ns	
Enable lag time	t <sub>ELG</sub>				Figure 18
Master		—	_	ns	
Slave		17.5		ns	

Table continues on the next page...

Clock (SCK) high time $L_{CH}$ $27.6$ $-$ ns         Figure 15           Master         27.6 $-$ ns         Figure 16           Slave $L_{CL}$ $-$ ns         Figure 18           Clock (SCK) low time $L_{CL}$ $-$ ns         Figure 18           Master $27.6$ $-$ ns         Figure 15           Master $L_{CL}$ $-$ ns         Figure 15           Master $L_{OS}$ $-$ ns         Figure 15           Master $L_{OS}$ $-$ ns         Figure 15           Master $1$ $-$ ns         Figure 16           Slave $1$ $-$ ns         Figure 15           Master $1$ $-$ ns         Figure 16           Slave $1$ $-$ ns         Figure 16           Slave $1$ $-$ ns         Figure 16           Slave $1_{CL}$ $-$ ns         Figure 16           Slave $L_{A}$ $-$ ns <t< th=""><th>Characteristic</th><th>Symbol</th><th>Min</th><th>Max</th><th>Unit</th><th>See Figure</th></t<>	Characteristic	Symbol	Min	Max	Unit	See Figure
Master Slave27.6nsFigure 16Slave27.6nsFigure 17Clock (SCK) low time Master $1_{CL}$ 27.6nsData set-up time required for inputs Master $1_{CS}$ nsFigure 18Data set-up time required for inputs Master $1_{CL}$ nsFigure 16Data set-up time required for inputs Slave $1_{CL}$ nsFigure 16Data set-up time required for inputs Slave $1_{CL}$ nsFigure 16Data hold time required for inputs Slave $1_{CL}$ nsFigure 17Data hold time required for inputs Slave $1_{CL}$ nsFigure 16Data hold time required for inputs Slave $1_{CL}$ nsFigure 17Data hold time to tata active from high-impedance state) Slave $1_{CL}$ nsFigure 18Data valid for outputs Slave $1_{CL}$ nsFigure 18Data valid for outputs Master $1_{CL}$ nsFigure 16Slave (after enable edge)25nsFigure 16Slave1nsFigure 15Master0nsFigure 16Slave1nsFigure 16Slave1nsFigure 16Slave1nsFigure 16Slave1nsFigure 16Slave1ns </td <td>Clock (SCK) high time</td> <td>t<sub>CH</sub></td> <td></td> <td></td> <td></td> <td>Figure 15</td>	Clock (SCK) high time	t <sub>CH</sub>				Figure 15
Slave27.6nsFigure 17Clock (SCK) low time $t_{CL}$ -nsFigure 18Master27.6nsFigure 15Slave27.6nsFigure 15Data set-up time required for inputs $t_{DS}$ 27.6nsMaster1nsFigure 16Slave1nsFigure 16Data set-up time required for inputs $t_{DH}$ nsFigure 17Master1nsFigure 16Slave1nsFigure 16Data hold time required for inputs $t_{DH}$ nsFigure 16Master1nsFigure 16Slave1nsFigure 16Slave1nsFigure 16Slave1nsFigure 18Disable time (hold time to high-impedance state)15nsSlave125nsFigure 15Master125nsFigure 16Slave (after enable edge)25nsFigure 16Master0nsFigure 15Master1nsFigure 16Slave1nsFigure 16Slave1nsFigure 16Master1nsFigure 17Hat invalidtoj1	Master		27.6	-	ns	Figure 16
Image: constraint of the sector of the sec	Slave		27.6	-	ns	Figure 17
Clock (SCK) low time Master Slave $t_{CL}$ $27.6$ $-$ nsFigure 18Master Slave $27.6$ $-$ ns $  -$ <t< td=""><td></td><td></td><td></td><td></td><td></td><td>Figure 18</td></t<>						Figure 18
Master Slave27.6nsData set-up time required for inputs $t_{OS}$ nsPata set-up time required for inputs $t_{OS}$ nsFigure 15Master1nsFigure 16Slave1nsFigure 16Data hold time required for inputs $t_{DH}$ nsFigure 16Master1nsFigure 16Slave1nsFigure 16Master1nsFigure 16Slave1nsFigure 16Master1nsFigure 16Slave1nsFigure 16Slave1nsFigure 16Slave1nsFigure 16Slave1nsFigure 16Slave1nsFigure 16Master1025nsFigure 15Master25nsFigure 16SlavensFigure 16MasternsFigure 16SlavensFigure 16SlavensFigure 16SlavensFigure 16MasternsFigure 16Slave1nsFigure 16Slave1nsFigure 16Sla	Clock (SCK) low time	t <sub>CL</sub>				Figure 18
Slave27.6nsData set-up time required for inputs $t_{DS}$ nsFigure 15Master27.6nsFigure 16Slave1nsFigure 16Data hold time required for inputs $t_{DH}$ nsFigure 15Master1nsFigure 16Slave3nsFigure 16Slave7nsFigure 16Slave7nsFigure 16Slave7nsFigure 16SlavensFigure 18Data valid for outputst_0nsFigure 16Slave5nsFigure 15Slave5nsFigure 15Slave (after enable edge)t_08.3nsFigure 16Slave (after enable edge)25nsFigure 15Master0nsFigure 16Slave0nsFigure 16Slave1nsFigure 16Slave1nsFigure 16Slave1nsFigure 16Slave1nsFigure 16Slave1nsFigure 16Slave1nsFigure 16Slave1nsFigure 16	Master		27.6	-	ns	
Data set-up time required for inputs $t_{DS}$ $t_{DS}$ $T_{C}$ $ns$ Figure 15Master1nsFigure 17Slave $t_{DH}$ nsFigure 17Data hold time required for inputs $t_{DH}$ 1nsFigure 15Master1nsFigure 16Slave1nsFigure 17Prisue 153nsFigure 17Slave1nsFigure 18Disable time (hold time to high-impedance state) $t_A$ $5$ nsSlave $t_D$ $5$ nsFigure 15Master $t_D$ $5$ nsFigure 15Master $t_D$ $5$ nsFigure 15Slave $t_D$ 25nsFigure 15Slave (after enable edge)25nsFigure 15Master0nsFigure 15Master1nsFigure 15Master1nsFigure 15Master1nsFigure 16Slave1nsFigure 16Slave1nsFigure 16Slave1nsFigure 17Figure 181nsData invalid $t_D$ Slave1nsFigure 16Slave1	Slave		27.6	-	ns	
$\begin{array}{ c c c c c c } \mbox{Master} & I & I & I & I & I & I & I & I & I & $	Data set-up time required for inputs	t <sub>DS</sub>				Figure 15
Slave1nsFigure 17Data hold time required for inputs $t_{DH}$ -nsFigure 15Master1nsFigure 16Slave3nsFigure 17Access time (time to data active from high-impedance state) $t_A$ -nsFigure 18Slave $t_A$ 5nsFigure 18Disable time (hold time to high- impedance state) $t_D$ 5nsFigure 18Slave $t_D$ 5nsFigure 15Master $t_D$ 5nsFigure 15Master $t_D$ 8.3nsFigure 16Slave (after enable edge) $t_D$ nsFigure 15Master0nsFigure 15Master0nsFigure 15Master0nsFigure 15Master1nsFigure 15MasternsFigure 15MasternsFigure 15MasternsFigure 15MasternsFigure 15MasternsFigure 15Master1nsFigure 15Master1nsFigure 15Master1nsFigure 15Master1nsFigure 15Master-	Master		27.6	_	ns	Figure 16
Image: constraint of the section o	Slave		1	_	ns	Figure 17
Data hold time required for inputs $t_{DH}$ Image: term of te						Figure 18
$\begin{array}{ c c c c c } \mbox{Master} & I & I & & ns & Figure 16 \\ Slave & 3 & & ns & Figure 17 \\ Figure 18 & Figure 18 \\ \mbox{From high-impedance state)} & I_A & 5 & & ns & Figure 18 \\ \mbox{Slave} & 5 & & ns & Figure 18 \\ \mbox{Disable time (hold time to high-impedance state)} & I_D & 5 & & ns & Figure 18 \\ \mbox{Slave} & 5 & & ns & Figure 16 \\ \mbox{Slave} & & 8.3 & ns & Figure 16 \\ \mbox{Slave} & & 8.3 & ns & Figure 16 \\ \mbox{Slave} & & 8.3 & ns & Figure 16 \\ \mbox{Slave} & & 25 & ns & Figure 17 \\ \mbox{Figure 18} & & Figure 18 \\ \mbox{Data invalid} & I_D & & 25 & ns & Figure 16 \\ \mbox{Slave} & 0 & & ns & Figure 16 \\ \mbox{Slave} & 0 & & ns & Figure 16 \\ \mbox{Slave} & 0 & & ns & Figure 15 \\ \mbox{Master} & 0 & & ns & Figure 15 \\ \mbox{Master} & 0 & & ns & Figure 16 \\ \mbox{Slave} & 0 & & ns & Figure 15 \\ \mbox{Master} & & 1 & ns & Figure 16 \\ \mbox{Slave} & & 1 & ns & Figure 16 \\ \mbox{Slave} & & 1 & ns & Figure 15 \\ \mbox{Master} & & 1 & ns & Figure 16 \\ \mbox{Slave} & & 1 & ns & Figure 15 \\ \mbox{Master} & & 1 & ns & Figure 16 \\ \mbox{Slave} & & 1 & $	Data hold time required for inputs	t <sub>DH</sub>				Figure 15
Slave3nsFigure 17Access time (time to data active from high-impedance state) Slave $t_A$ 5nsDisable time (hold time to high- impedance state) Slave $t_D$ 5nsDisable time (hold time to high- impedance state) Slave $t_D$ 5nsDisable time (hold time to high- impedance state) $t_D$ 5nsDisable time (hold time to high- impedance state) $t_D$ 5nsSlave $t_D$ 8.3nsFigure 15Master25nsFigure 16Slave (after enable edge)25nsFigure 15Master0nsFigure 16Slave0nsFigure 16Slave1nsFigure 15Master1nsFigure 15Master1nsFigure 16Slave1nsFigure 16Slave1nsFigure 15Master1nsFigure 16Slave1nsFigure 15Fall timetr1nsFigure 16Slave1nsFigure 16Slave1nsFigure 17Figure 181nsFigure 16Slave1nsFigure 16Slave<	Master		1	_	ns	Figure 16
$ \begin{array}{ c c c c } \hline \mbox{Identify} & Identi$	Slave		3	-	ns	Figure 17
$\begin{array}{ c c c c } \hline Access time (time to data active from high-impedance state) \\ \hline Slave & & & & \\ \hline Slave & & & & \\ \hline Disable time (hold time to high-impedance state) & & & \\ \hline Disable time (hold time to high-impedance state) & & & \\ \hline Slave & & & & \\ \hline Slave & & & & \\ \hline Data valid for outputs & & & & \\ \hline Data valid for outputs & & & & \\ \hline Data valid for outputs & & & & \\ \hline Data valid for outputs & & & & \\ \hline Data valid for outputs & & & & \\ \hline Data valid for outputs & & & & \\ \hline Data valid for outputs & & & & \\ \hline Data valid for outputs & & & & \\ \hline Data valid for outputs & & & & \\ \hline Data valid for outputs & & & & \\ \hline Data valid for outputs & & & & \\ \hline Data valid for outputs & & & & \\ \hline Data invalid & & & & & \\ \hline Data invalid & & & & \\ \hline Data invalid & & & & \\ \hline Data invalid & & & & \\ \hline Tor & & & & \\ \hline Data invalid & & & \\ \hline Master & & & & \\ \hline Rise time & & & & \\ \hline Rise time & & & & \\ \hline Rise time & & & \\ \hline Rise time & & & \\ \hline Rise time & & & \\ \hline Hat & & & \\ \hline Fall time & & & \\ \hline Slave & & & \\ \hline Hat & & & \\ \hline Fall time & & & \\ \hline Fall time & \\ \hline Fall ti$						Figure 18
from high-impedance state)5nsSlaveto5nsDisable time (hold time to high-impedance state)to5nsSlave5nsFigure 18Data valid for outputstov8.3nsFigure 16Slave (after enable edge)25nsFigure 17Data invalidtoi25nsFigure 15Master0nsFigure 16Slave0nsFigure 16Slave0nsFigure 16Slave0nsFigure 16Slave0nsFigure 17Master0nsFigure 16Slave1nsFigure 15Master1nsFigure 16Slave1nsFigure 16Slave1nsFigure 17Figure 161nsFigure 17Figure 171nsFigure 16Slave1nsFigure 16Slave1nsFigure 16Slave1nsFigure 17Figure 181nsFigure 16Slave1nsFigure 16Slave1nsFigure 16Slave1nsFigure 16Slave <t< td=""><td>Access time (time to data active</td><td>t<sub>A</sub></td><td></td><td></td><td></td><td>Figure 18</td></t<>	Access time (time to data active	t <sub>A</sub>				Figure 18
StavetotoFigure 18Disable time (hold time to high- impedance state)to5nsFigure 18Slavetov8.3nsFigure 15Master8.3nsFigure 16Slave (after enable edge)25nsFigure 17Data invalidtol8.3nsFigure 16Data invalidtol25nsFigure 16Master0nsFigure 16Slave0nsFigure 15Master0nsFigure 16Slave0nsFigure 16Slave0nsFigure 17Figure 151nsFigure 15Master1nsFigure 16Slave1nsFigure 15Master1nsFigure 16Slave1nsFigure 15Master1nsFigure 16Slave1nsFigure 15Master1nsFigure 16Slave1nsFigure 16Slave1nsFigure 16Slave1nsFigure 16Slave1nsFigure 16Slave1nsFigure 16Slave1ns	from high-impedance state)		5	_	ns	
$ \begin{array}{ c c c c } \hline \begin{tabular}{ c c } \hline \hline \begin{tabular}{ c }$	Slave					Eigung 10
Slave13-118Data valid for outputs $t_{DV}$ -8.3nsFigure 15Master-8.3nsFigure 16Slave (after enable edge)-25nsFigure 17Data invalid $t_{DI}$ -nsFigure 15Master0-nsFigure 16Slave0-nsFigure 16Slave0-nsFigure 16Slave0-nsFigure 16Slave1nsFigure 17Figure 18-1nsFigure 18Rise time $t_R$ -1nsFigure 16Slave-1nsFigure 16Slave-1nsFigure 15Master-1nsFigure 16Slave-1nsFigure 16Slave-1nsFigure 16Slave-1nsFigure 16Slave-1nsFigure 16Slave-1nsFigure 16Slave-1nsFigure 17Figure 18-1nsFigure 16Slave-1nsFigure 16Slave-1nsFigure 17Figure 181nsFigure 16Slave1nsFigure 16Slave1 <td>impedance state)</td> <td>ι<sub>D</sub></td> <td>F</td> <td></td> <td></td> <td>Figure 18</td>	impedance state)	ι <sub>D</sub>	F			Figure 18
Data valid for outputstov8.3nsFigure 15Master25nsFigure 16Slave (after enable edge)25nsFigure 17Data invalidtot25nsFigure 18Data invalidtot0nsFigure 16Slave0nsFigure 16Slave0nsFigure 16Slave0nsFigure 17Figure 181nsFigure 15Master1nsFigure 16Slave1nsFigure 17Figure 181nsFigure 16Slave1nsFigure 17Figure 181nsFigure 16Slave1nsFigure 17Figure 181nsFigure 19Figure 18	Slave		5		ns	
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	Data valid for outputs	t <sub>DV</sub>				Figure 15
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	Master		—	8.3	ns	Figure 16
$ \begin{array}{ c c c c c } \hline \begin{tabular}{ c c c } \hline \end{tabular} & \end{tabuar} & \end{tabular} & $	Slave (after enable edge)		—	25	ns	Figure 17
$ \begin{array}{c c c c c c c } \hline Data invalid & t_{DI} & & & & & & & & & & & & & & & & & & &$						Figure 18
$ \begin{array}{ c c c c } Master &   &   &   &   &   &   &   &   &   & $	Data invalid	t <sub>DI</sub>				Figure 15
$ \begin{array}{ c c c c } Slave & 0 & & ns & Figure 17 \\ \hline Slave & t_R & & & Figure 18 \\ \hline Master & t_R & & 1 & ns & Figure 15 \\ \hline Master & & 1 & ns & Figure 16 \\ \hline Slave & & 1 & ns & Figure 17 \\ \hline & & & Figure 18 \\ \hline Fall time & t_F & & & Figure 15 \\ \hline Master & t_F & & 1 & ns & Figure 15 \\ \hline Master & & 1 & ns & Figure 16 \\ \hline Slave & & 1 & ns & Figure 16 \\ \hline Slave & & 1 & ns & Figure 17 \\ \hline Figure 18 & & 1 & ns & Figure 16 \\ \hline Slave & & 1 & ns & Figure 16 \\ \hline Slave & & 1 & ns & Figure 16 \\ \hline Slave & & 1 & ns & Figure 17 \\ \hline Figure 18 & & 1 & ns & Figure 17 \\ \hline Figure 18 & & 1 & ns & Figure 16 \\ \hline Slave & & 1 & ns & Figure 17 \\ \hline Figure 18 & & & 1 & ns & Figure 17 \\ \hline Figure 18 & & & 1 & ns & Figure 17 \\ \hline Figure 18 & & & & & & & &$	Master		0	_	ns	Figure 16
$ \begin{array}{ c c c c c } \hline \begin{tabular}{ c c c } \hline \end{tabular} & t_{R} & & & & & & & & & & & & & & & & & & &$	Slave		0	_	ns	Figure 17
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $						Figure 18
Master—1nsFigure 16Slave—1nsFigure 17Fall timetF-1Figure 18Master—1nsFigure 15Slave—1nsFigure 16Slave—1nsFigure 17Figure 16Figure 16Figure 18Figure 18	Rise time	t <sub>R</sub>				Figure 15
Slave1nsFigure 17Fall timetF1Figure 18Master1nsFigure 15Slave1nsFigure 16Image: SlaveImage: SlaveIm	Master		—	1	ns	Figure 16
Image: constraint of the systemImage: constraint of the systemImage: constraint of the systemFigure 18Fall timet <sub>F</sub> Image: constraint of the systemFigure 15MasterImage: constraint of the systemImage: constraint of the systemFigure 16SlaveImage: constraint of the systemImage: constraint of the systemFigure 17Image: constraint of the systemImage: constraint of the systemFigure 18	Slave		—	1	ns	Figure 17
Fall time     t <sub>F</sub> Figure 15       Master     —     1     ns       Slave     —     1     ns       Figure 17     Figure 18						Figure 18
Master—1nsFigure 16Slave—1nsFigure 17Figure 18Figure 18Figure 18	Fall time	t <sub>F</sub>				Figure 15
Slave — 1 ns Figure 17 Figure 18	Master		—	1	ns	Figure 16
Figure 18	Slave		—	1	ns	Figure 17
						Figure 18

Table 32. SPI Timing (continued)

# 9.2 Electrical Design Considerations

### CAUTION

This device contains protective circuitry to guard against damage due to high static voltage or electrical fields. However, take normal precautions to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate voltage level.

Use the following list of considerations to assure correct operation of the device:

- Provide a low-impedance path from the board power supply to each  $V_{DD}$  pin on the device and from the board ground to each  $V_{SS}$  (GND) pin.
- The minimum bypass requirement is to place 0.01–0.1µF capacitors positioned as near as possible to the package supply pins. The recommended bypass configuration is to place one bypass capacitor on each of the  $V_{DD}/V_{SS}$  pairs, including  $V_{DDA}/V_{SSA}$ . Ceramic and tantalum capacitors tend to provide better tolerances.
- Ensure that capacitor leads and associated printed circuit traces that connect to the chip  $V_{DD}$  and  $V_{SS}$  (GND) pins are as short as possible.
- Bypass the  $V_{DD}$  and  $V_{SS}$  with approximately 100  $\mu F$ , plus the number of 0.1  $\mu F$  ceramic capacitors.
- PCB trace lengths should be minimal for high-frequency signals.
- Consider all device loads as well as parasitic capacitance due to PCB traces when calculating capacitance. This is especially critical in systems with higher capacitive loads that could create higher transient currents in the  $V_{DD}$  and  $V_{SS}$  circuits.
- Take special care to minimize noise levels on the  $V_{REF}$ ,  $V_{DDA}$ , and  $V_{SSA}$  pins.
- Using separate power planes for  $V_{DD}$  and  $V_{DDA}$  and separate ground planes for  $V_{SS}$  and VSSA are recommended. Connect the separate analog and digital power and ground planes as near as possible to power supply outputs. If an analog circuit and digital circuit are powered by the same power supply, you should connect a small inductor or ferrite bead in serial with  $V_{DDA}$  and  $V_{SSA}$  traces.
- Physically separate analog components from noisy digital components by ground planes. Do not place an analog trace in parallel with digital traces. Place an analog ground trace around an analog signal trace to isolate it from digital traces.
- Because the flash memory is programmed through the JTAG/EOnCE port, SPI, SCI, or I<sup>2</sup>C, the designer should provide an interface to this port if in-circuit flash programming is desired.
- If desired, connect an external RC circuit to the RESET pin. The resistor value should be in the range of 4.7 k $\Omega$ -10 k $\Omega$ ; the capacitor value should be in the range of 0.22  $\mu$ F-4.7  $\mu$ F.

MC56F844xx Advance Information Data Sheet, Rev. 2, 06/2012.

64 LQFP	48 LQFP	Pin Name	Default	ALTO	ALT1	ALT2	ALT3
11	_	GPIOA5	GPIOA5	ANA5&ANC9			
12	8	GPIOA4	GPIOA4	ANA4&ANC8&CMPD IN0			
13	9	GPIOA0	GPIOA0	ANA0&CMPA IN3	CMPC O		
14	10	GPIOA1	GPIOA1	ANA1&CMPA_IN0	_		
15	11	GPIOA2	GPIOA2	ANA2&VREFHA&CMPA_IN1			
16	12	GPIOA3	GPIOA3	ANA3&VREFLA&CMPA_IN2			
17	_	GPIOB7	GPIOB7	ANB7&ANC15&CMPB_IN2			
18	13	GPIOC5	GPIOC5	DACO	XB_IN7		
19	_	GPIOB6	GPIOB6	ANB6&ANC14&CMPB_IN1			
20	_	GPIOB5	GPIOB5	ANB5&ANC13&CMPC_IN2			
21	14	GPIOB4	GPIOB4	ANB4&ANC12&CMPC_IN1			
22	15	VDDA	VDDA				
23	16	VSSA	VSSA				
24	17	GPIOB0	GPIOB0	ANB0&CMPB_IN3			
25	18	GPIOB1	GPIOB1	ANB1&CMPB_IN0			
26	19	VCAP	VCAP				
27	20	GPIOB2	GPIOB2	ANB2&VREFHB&CMPC_IN3			
28	21	GPIOB3	GPIOB3	ANB3&VREFLB&CMPC_IN0			
29	_	VDD	VDD				
30	22	VSS	VSS				
31	23	GPIOC6	GPIOC6	TA2	XB_IN3	CMP_REF	
32	24	GPIOC7	GPIOC7	SS0_B	TXD0		
33	25	GPIOC8	GPIOC8	MISO0	RXD0	XB_IN9	
34	26	GPIOC9	GPIOC9	SCK0	XB_IN4		
35	27	GPIOC10	GPIOC10	MOSIO	XB_IN5	MISO0	
36	28	GPIOF0	GPIOF0	XB_IN6	TB2	SCK1	
37	29	GPIOC11	GPIOC11	CANTX	SCL1	TXD1	
38	30	GPIOC12	GPIOC12	CANRX	SDA1	RXD1	
39	_	GPIOF2	GPIOF2	SCL1	XB_OUT6		
40	-	GPIOF3	GPIOF3	SDA1	XB_OUT7		
41	_	GPIOF4	GPIOF4	TXD1	XB_OUT8		
42	_	GPIOF5	GPIOF5	RXD1	XB_OUT9		
43	31	VSS	VSS				
44	32	VDD	VDD				
45	33	GPIOE0	GPIOE0	PWMA_0B			
46	34	GPIOE1	GPIOE1	PWMA_0A			
47	35	GPIOE2	GPIOE2	PWMA_1B			
48	36	GPIOE3	GPIOE3	PWMA_1A			
49	37	GPIOC13	GPIOC13	TA3	XB_IN6	EWM_OUT_B	
50	38	GPIOF1	GPIOF1	CLKO1	XB_IN7	CMPD_O	
51	39	GPIOE4	GPIOE4	PWMA_2B	XB_IN2		





## **12 Product Documentation**

The documents listed in Table 36 are required for a complete description and proper design with the device. Documentation is available from local Freescale distributors, Freescale Semiconductor sales offices, or online at http://www.freescale.com.

MC56F844xx Advance Information Data Sheet, Rev. 2, 06/2012.

Freescale Semiconductor, Inc.

Торіс	Description	Document Number
DSP56800E/DSP56800EX Reference Manual	Detailed description of the 56800EX family architecture, 32-bit digital signal controller core processor, and the instruction set	DSP56800ERM
MC56F844xx Reference Manual	Detailed functional description and programming model	MC56F844XXRM
Serial Bootloader User Guide	Detailed description of the Serial Bootloader in the DSC family of devices	TBD
MC56F844xx Data Sheet	Electrical and timing specifications, pin descriptions, and package information (this document)	MC56F844XX
MC56F84xxx Errata	Details any chip issues that might be present	MC56F84XXX_0N27E

 Table 36.
 Device Documentation

# **13 Revision History**

The following table summarizes changes to this document since the release of the previous version.

Rev.	Date	Substantial Changes
2	06/2012	This is the first publicly released version of this document.