



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.


### Applications of "[Embedded - Microcontrollers](#)"

#### Details

Product Status	Active
Core Processor	RL78
Core Size	16-Bit
Speed	24MHz
Connectivity	CSI, I <sup>2</sup> C, IrDA, LINbus, UART/USART
Peripherals	LCD, LVD, POR, PWM, WDT
Number of I/O	35
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	6K x 8
Voltage - Supply (Vcc/Vdd)	1.7V ~ 5.5V
Data Converters	A/D 4x10b, 4x24b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LFQFP (10x10)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f10nledfb-50">https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f10nledfb-50</a>

## 1.5 Block Diagram

### 1.5.1 64-pin products



**Remark** Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR0). See **Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR0)**.

### 2.3 Connection of Unused Pins

Table 2-3 shows the connections of unused pins.


**Remark** The pins mounted depend on the product. See 1.3 Pin Configuration (Top View) and 2.1 Port Function List.

**Table 2-3. Connection of Unused Pins (1/2)**

Pin Name	I/O	Recommended Connection of Unused Pins
P02 to P07	I/O	Input: Independently connect to EV <sub>DD0</sub> or EV <sub>SS0</sub> via a resistor. Output: Leave open.
P10 to P17		<When setting to port I/O> Input: Independently connect to EV <sub>DD0</sub> or EV <sub>SS0</sub> via a resistor. Output: Leave open. <When setting to segment output> Leave open.
P20 to P25		Input: Independently connect to V <sub>DD</sub> or V <sub>SS</sub> via a resistor. In addition, individually connect to V <sub>SS</sub> via a resistor when using a battery backup function. Output: Leave open.
P30 to P37		<When setting to port I/O> Input: Independently connect to EV <sub>DD0</sub> or EV <sub>SS0</sub> via a resistor. Output: Leave open. <When setting to segment output> Leave open.
P40/TOOL0		Input: Independently connect to EV <sub>DD0</sub> via a resistor or leave open. Output: Leave open.
P41 to P43		Input: Independently connect to EV <sub>DD0</sub> or EV <sub>SS0</sub> via a resistor. Output: Leave open.
P50 to P57		<When setting to port I/O> Input: Independently connect to EV <sub>DD0</sub> or EV <sub>SS0</sub> via a resistor. Output: Leave open. <When setting to segment output> Leave open.
P60 to P62		Input: Independently connect to EV <sub>DD0</sub> or EV <sub>SS0</sub> via a resistor. Output: Set the port's output latch to 0 and leave the pin open, or set the port's output latch to 1 and independently connect the pin to EV <sub>DD0</sub> or EV <sub>SS0</sub> via a resistor.

**Remark** For the products that do not have an EV<sub>DD0</sub> or EV<sub>SS0</sub> pin, replace EV<sub>DD0</sub> with V<sub>DD</sub>, and replace EV<sub>SS0</sub> with V<sub>SS</sub>.

Figure 2-4. Pin Block Diagram for Pin Type 4-3-3



**Note** Either  $V_{DD}$  or  $V_{BAT}$  selected by the battery backup function.

### 6.3.9 Peripheral enable registers 0, 1, 2 (PER0, PER1, PER2)

These registers are used to enable or disable supplying the clock to the peripheral hardware. Clock supply to the hardware that is not used is also stopped so as to decrease the power consumption and noise.

To use the peripheral functions below, which are controlled by these registers, set (1) the bit corresponding to each function before specifying the initial settings of the peripheral functions.

- Timer array unit
- Serial array unit 0
- Serial array unit 1
- Serial interface IICA0
- 10-bit A/D converter
- IrDA
- 24-bit  $\Delta\Sigma$  A/D converter
- DTC
- Frequency measurement circuit
- Independent power supply real-time clock
- 32-bit multiplier and accumulator
- Oscillation stop detection circuit
- 12-bit interval timer

The PER0, PER1, and PER2 registers can be set by a 1-bit or an 8-bit memory manipulation instruction. Reset signal generation clears these registers to 00H.

### 8.3.8 Timer channel stop register m (TTm)

The TTm register is a trigger register that is used to stop the counting operation of each channel.

When a bit of this register is set to 1, the corresponding bit of timer channel enable status register m (TEm) is cleared to 0. The TTmn, TTHm1, TTHm3 bits are immediately cleared when operation is stopped (TEmn, TTHm1, TTHm3 = 0), because they are trigger bits.

The TTm register can be set by a 16-bit memory manipulation instruction.

The lower 8 bits of the TTm register can be set with a 1-bit or 8-bit memory manipulation instruction with TTmL.

Reset signal generation clears this register to 0000H.

**Figure 8-19. Format of Timer Channel Stop register m (TTm)**

Address: F01B4H, F01B5H    After reset: 0000H    R/W

Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TTm	0	0	0	0	TTHm 3	0	TTHm 1	0	TTm 7	TTm 6	TTm 5	TTm 4	TTm 3	TTm 2	TTm 1	TTm 0

TTH m3	Trigger to stop operation of the higher 8-bit timer when channel 3 is in the 8-bit timer mode
0	No trigger operation
1	TEHm3 bit is cleared to 0 and the count operation is stopped.

TTH m1	Trigger to stop operation of the higher 8-bit timer when channel 1 is in the 8-bit timer mode
0	No trigger operation
1	TEHm1 bit is cleared to 0 and the count operation is stopped.

TTm n	Operation stop trigger of channel n
0	No trigger operation
1	TEmn bit clear to 0, to be count operation stop enable status. This bit is the trigger to stop operation of the lower 8-bit timer for TTm1 and TTm3 when channel 1 or 3 is in the 8-bit timer mode.

**Caution** Be sure to clear bits 15 to 12, 10, 8 of the TTm register to “0”.

**Remarks 1.** When the TTm register is read, 0 is always read.

**2.** m: Unit number (m = 0), n: Channel number (n = 0 to 7)

## CHAPTER 12 8-BIT INTERVAL TIMER

The 8-bit interval timer has two 8-bit timers (channel 0 and channel 1) which operate independently. These timers can be connected to operate as a 16-bit timer.

The 8-bit interval timer contains two units, 8-bit interval timer\_0 and 8-bit interval timer\_1, which have the same function. This chapter describes these units as the 8-bit interval timer unless there are differences among them.

### 12.1 Overview

The 8-bit interval timer is an 8-bit timer that operates using the fsx or fil clock that is asynchronous with the CPU.

Table 12 - 1 lists the 8-Bit Interval Timer Specifications and Figure 12 - 1 shows the 8-Bit Interval Timer Block Diagram.

**Table 12 - 1 8-Bit Interval Timer Specifications**

Item	Description
Count source (operating clock)	<ul style="list-style-type: none"> <li>• fsx, fsx/2, fsx/4, fsx/8, fsx/16, fsx/32, fsx/64, fsx/128</li> <li>• fil, fil/2, fil/4, fil/8, fil/16, fil/32, fil/64, fil/128</li> </ul>
Operating mode	<ul style="list-style-type: none"> <li>• 8-bit counter mode Channel 0 and channel 1 operate independently as an 8-bit counter</li> <li>• 16-bit counter mode Channel 0 and channel 1 are connected to operate as a 16-bit counter</li> </ul>
Interrupt	<ul style="list-style-type: none"> <li>• Output when the counter matches the compare value</li> </ul>

### 17.3.2 Procedure for switching from normal operation mode to neutral missing mode

Figure 17-22 shows the procedure for switching from normal operation (with anti-tamper) (a total of three: current channel 0, voltage channel 1, and current channel 2 operate) to neutral missing mode (only current channel 0 operates), in single-phase two-wire mode.

In neutral missing mode, there are cases when only current channel 0 operates and only current channel 2 operates. Use the same procedure when switching the mode.

**Figure 17-22. Procedure for Switching from Normal Operation Mode to Neutral Missing Mode**







Figure 18-100. Flowchart for LIN Transmission



**Note** When LIN-bus start from sleep status only

**Remark** Default setting of the UART is complete, and the flow from the transmission enable status.

### 19.3.6 IICA control register n1 (IICCTLn1)

This register is used to set the operation mode of I<sup>2</sup>C and detect the statuses of the SCLAn and SDAAn pins.

The IICCTLn1 register can be set by a 1-bit or 8-bit memory manipulation instruction. However, the CLDn and DADn bits are read-only.

Set the IICCTLn1 register, except the WUPn bit, while operation of I<sup>2</sup>C is disabled (bit 7 (IICEn) of IICA control register n0 (IICCTLn0) is 0).

Reset signal generation clears this register to 00H.

**Figure 19-10. Format of IICA Control Register n1 (IICCTLn1) (1/2)**


Address: F0231H    After reset: 00H    R/W<sup>Note 1</sup>

Symbol	<7>	6	<5>	<4>	<3>	<2>	1	<0>
IICCTLn1	WUPn	0	CLDn	DADn	SMCn	DFCn	0	PRSn

WUPn	Control of address match wakeup
0	Stops operation of address match wakeup function in STOP mode.
1	Enables operation of address match wakeup function in STOP mode.
<p>To shift to STOP mode when WUPn = 1, execute the STOP instruction at least three clocks of f<sub>MCK</sub> after setting (1) the WUPn bit (see <b>Figure 19-23 Flow When Setting WUPn = 1</b>).</p> <p>Clear (0) the WUPn bit after the address has matched or an extension code has been received. The subsequent communication can be entered by the clearing (0) WUPn bit. (The wait must be released and transmit data must be written after the WUPn bit has been cleared (0).)</p> <p>The interrupt timing when the address has matched or when an extension code has been received, while WUPn = 1, is identical to the interrupt timing when WUPn = 0. (A delay of the difference of sampling by the clock will occur.) Furthermore, when WUPn = 1, a stop condition interrupt is not generated even if the SPIEn bit is set to 1.</p>	
Condition for clearing (WUPn = 0)	
<ul style="list-style-type: none"> <li>• Cleared by instruction (after address match or extension code reception)</li> </ul>	
Condition for setting (WUPn = 1)	
<ul style="list-style-type: none"> <li>• Set by instruction (when the MSTSn, EXCn, and COIn bits are "0", and the STDn bit also "0" (communication not entered))<sup>Note 2</sup></li> </ul>	


**Notes 1.** Bits 4 and 5 are read-only.

- 2.** The status of the IICA status register n (IICSn) must be checked and the WUPn bit must be set during the period shown below.



**Remark** n = 0

## (ii) When WTIMn = 1



▲1: IICSn = 0110x010B

▲2: IICSn = 0010x110B

▲3: IICSn = 0010x100B

▲4: IICSn = 0010xx00B

△5: IICSn = 00000001B

**Remark** ▲: Always generated


△: Generated only when SPIEn = 1

x: Don't care

## (6) Operation when arbitration loss occurs (no communication after arbitration loss)

When the device is used as a master in a multi-master system, read the MSTSn bit each time interrupt request signal INTIICAn has occurred to check the arbitration result.

## (a) When arbitration loss occurs during transmission of slave address data (when WTIMn = 1)



▲1: IICSn = 01000110B

△2: IICSn = 00000001B

**Remark** ▲: Always generated

△: Generated only when SPIEn = 1

**Remark** n = 0

### 20.3.3 Reception

In reception, the IR frame data is converted to the UART frame data through the IrDA and is input to the SAU.

Low-level data is output when the IRRXINV bit is 0 and a high-level pulse is detected, and high-level data is output when no pulse is detected for 1-bit period. Note that a pulse shorter than 1.41  $\mu$ s, which is the minimum pulse width, is identified as a low signal.

### 20.3.4 Selecting high-level pulse width

When the pulse width should be shorter than the bit rate  $\times$  3/16 for transmission, applicable IRCKS2 to IRCKS0 bit settings (minimum pulse width) and the corresponding high-level pulse widths shown in Table 20-4 can be used.

**Table 20-4. IRCKS2 to IRCKS0 Bit Settings**

f <sub>CLK</sub> [MHz]	Item	<Upper Row> Bit Rate [kbps] <Lower Row> Bit Rate $\times$ 3/16 [ $\mu$ s]					
		2.4	9.6	19.2	38.4	57.6	115.2
		78.13	19.53	9.77	4.87	3.26	1.63
1	IRCKS2 to IRCKS0	001	001	001	— <sup>Note 1</sup>	— <sup>Note 1</sup>	— <sup>Note 1</sup>
	High-level pulse width [ $\mu$ s]	2.00	2.00	2.00	— <sup>Note 1</sup>	— <sup>Note 1</sup>	— <sup>Note 1</sup>
2	IRCKS2 to IRCKS0	010	010	010	010	010	— <sup>Note 1</sup>
	High-level pulse width [ $\mu$ s]	2.00	2.00	2.00	2.00	2.00	— <sup>Note 1</sup>
3	IRCKS2 to IRCKS0	011	011	011	011	011	— <sup>Note 1</sup>
	High-level pulse width [ $\mu$ s]	2.67	2.67	2.67	2.67	2.67	— <sup>Note 1</sup>
4	IRCKS2 to IRCKS0	011	011	011	011	011	000 <sup>Note 2</sup>
	High-level pulse width [ $\mu$ s]	2.00	2.00	2.00	2.00	2.00	1.50
6	IRCKS2 to IRCKS0	100	100	100	100	100	000 <sup>Note 2</sup>
	High-level pulse width [ $\mu$ s]	2.67	2.67	2.67	2.67	2.67	1.50
8	IRCKS2 to IRCKS0	100	100	100	100	100	000 <sup>Note 2</sup>
	High-level pulse width [ $\mu$ s]	2.00	2.00	2.00	2.00	2.00	1.50
12	IRCKS2 to IRCKS0	101	101	101	101	101	000 <sup>Note 2</sup>
	High-level pulse width [ $\mu$ s]	2.67	2.67	2.67	2.67	2.67	1.50
16	IRCKS2 to IRCKS0	101	101	101	101	101	000 <sup>Note 2</sup>
	High-level pulse width [ $\mu$ s]	2.00	2.00	2.00	2.00	2.00	1.50
24	IRCKS2 to IRCKS0	110	110	110	110	110	000 <sup>Note 2</sup>
	High-level pulse width [ $\mu$ s]	2.67	2.67	2.67	2.67	2.67	1.50
32	IRCKS2 to IRCKS0	110	110	110	110	110	000 <sup>Note 2</sup>
	High-level pulse width [ $\mu$ s]	2.00	2.00	2.00	2.00	2.00	1.50

**Notes** 1. “—” indicates that the communication specification cannot be satisfied.

2. The pulse width cannot be shorter than the bit rate  $\times$  3/16.

**Figure 21-2. Format of LCD Mode Register 0 (LCDM0) (2/2)**

Address: FFF40H After reset: 00H R/W

Symbol	7	6	5	4	3	2	1	0
LCDM0	MDSET1	MDSET0	LWAVE	LDTY2	LDTY1	LDTY0	LBAS1	LBAS0

LBAS1	LBAS0	LCD display bias mode selection
0	0	1/2 bias method
0	1	1/3 bias method
1	0	1/4 bias method
1	1	Setting prohibited

- Cautions**
1. Do not rewrite the LCDM0 value while the SCOC bit of the LCDM1 register = 1.
  2. When “Static” is selected (LDTY2 to LDTY0 bits = 000B), be sure to set the LBAS1 and LBAS0 bits to the default value (00B). Otherwise, the operation will not be guaranteed.
  3. Only the combinations of display waveform, number of time slices, and bias method shown in Table 21-4 are supported.  
Combinations of settings not shown in Table 21-4 are prohibited.

**Table 21-4. Combinations of Display Waveform, Time Slices, Bias Method, and Frame Frequency**

Display Mode			Set Value						Driving Voltage Generation Method		
Display Waveform	Number of Time Slices	Bias Mode	LWAVE	LDTY2	LDTY1	LDTY0	LBAS1	LBAS0	External Resistance Division	Internal Voltage Boosting	Capacitor Split
Waveform A	8	1/4	0	1	0	1	1	0	○ (24 to 128 Hz)	○ (24 to 64 Hz)	×
Waveform A	6	1/4	0	1	0	0	1	0	×	○ (32 to 86 Hz)	×
Waveform A	8	1/3	0	1	0	1	0	1	○ (32 to 128 Hz)	○ (32 to 64 Hz)	○ (32 to 128 Hz)
Waveform A	6	1/3	0	1	0	0	0	1	○ (32 to 128 Hz)	○ (32 to 86 Hz)	○ (32 to 128 Hz)
Waveform A	4	1/3	0	0	1	1	0	1	○ (24 to 128 Hz)	○ (24 to 128 Hz)	○ (24 to 128 Hz)
Waveform A	3	1/3	0	0	1	0	0	1	○ (32 to 128 Hz)	○ (32 to 128 Hz)	○ (32 to 128 Hz)
Waveform A	3	1/2	0	0	1	0	0	0	○ (32 to 128 Hz)	×	×
Waveform A	2	1/2	0	0	0	1	0	0	○ (24 to 128 Hz)	×	×
Waveform A	Static		0	0	0	0	0	0	○ (24 to 128 Hz)	×	×
Waveform B	8	1/4	1	1	0	1	1	0	○ (24 to 128 Hz)	○ (24 to 64 Hz)	×
Waveform B	8	1/3	1	1	0	1	0	1	○ (32 to 128 Hz)	○ (32 to 64 Hz)	○ (32 to 128 Hz)
Waveform B	6	1/3	1	1	0	0	0	1	○ (32 to 128 Hz)	○ (32 to 86 Hz)	○ (32 to 128 Hz)
Waveform B	4	1/3	1	0	1	1	0	1	○ (24 to 128 Hz)	○ (24 to 128 Hz)	○ (24 to 128 Hz)
Waveform B	3	1/3	1	0	1	0	0	1	○ (32 to 128 Hz)	○ (32 to 128 Hz)	○ (32 to 128 Hz)

**Remark** ○: Supported

×: Not supported

#### 24.3.4 External interrupt rising edge enable register (EGP0, EGP1), External interrupt falling edge enable register (EGN0, EGN1)

These registers specify the valid edge for INTP0 to INTP7 and RTCIC0 to RTCIC2.

The EGP0, EGP1, EGN0 and EGN1 registers can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears these registers to 00H.

**Figure 24-5. Format of External Interrupt Rising Edge Enable Register (EGP0, EGP1) and External Interrupt Falling Edge Enable Register (EGN0, EGN1)**

Address: FFF38H After reset: 00H R/W

Symbol	7	6	5	4	3	2	1	0
EGP0	EGP7	EGP6	EGP5	EGP4	EGP3	EGP2	EGP1	EGP0

Address: FFF39H After reset: 00H R/W

Symbol	7	6	5	4	3	2	1	0
EGN0	EGN7	EGN6	EGN5	EGN4	EGN3	EGN2	EGN1	EGN0

Address: FFF3AH After reset: 00H R/W

Symbol	7	6	5	4	3	2	1	0
EGP1	0	EGP14	EGP13	EGP12	0	0	0	0

Address: FFF3BH After reset: 00H R/W

Symbol	7	6	5	4	3	2	1	0
EGN1	0	EGN14	EGN13	EGN12	0	0	0	0

<R>


EGPn	EGNn	INTP0 to INTP7 and RTCIC0 to RTCIC2 pin valid edge selection (n = 0 to 7, 12 to 14)
0	0	Edge detection disabled
0	1	Falling edge
1	0	Rising edge
1	1	Both rising and falling edges

## (b) Release by reset signal generation


When the reset signal is generated, STOP mode is released, and then, as in the case with a normal reset operation, the program is executed after branching to the reset vector address.

**Figure 26 - 4 STOP Mode Release by Reset**


## (1) When high-speed on-chip oscillator clock is used as CPU clock



## (2) When middle-speed on-chip oscillator clock is used as CPU clock



## (3) When high-speed system clock is used as CPU clock

**Note**

For the reset processing time, see **CHAPTER 27 RESET FUNCTION**.

For the reset processing time of the power-on-reset circuit (POR) and voltage detector (LVD), see **CHAPTER 28 POWER-ON-RESET CIRCUIT**.



Table 30-1. Peripheral Circuit Operation State during Battery Backup (2/2)

Item		When operating CPU with the power of V <sub>DD</sub> pin supplied	When operating CPU with the power of V <sub>BAT</sub> pin supplied
LCD controller/driver		Operable	
Data transfer controller (DTC)			
Event link controller (ELC)			
Power-on-reset function		Continuous operation	
RTC power-on-reset function		Continuous operation	
Voltage detection function	Internal power supply voltage (Internal V <sub>DD</sub> )	Operable	
	V <sub>DD</sub> , V <sub>BAT</sub> , V <sub>RTC</sub> , EXLVD Pin voltage	Operable	
External interrupt	INTP0	Operable	
	INTP1 to INTP7	Operable	Operable when the power of EV <sub>DD</sub> pin is supplied <sup>Note 2</sup> . Not operable when the power of EV <sub>DD</sub> pin is shut down.
	RTCIC0 to RTCIC2	Operable	
Key interrupt input		Operable	
CRC operation function			
32-bit multiplier and multiplyaccumulator			
RAM parity error detection function			
RAM guard function			
SFR guard function			
Illegal-memory access detection function			
AES function			

**Notes** 1. The self-programming function cannot be used.

2. When supplying the power from outside to the EV<sub>DD</sub> pin, it is recommended to backup the V<sub>DD</sub> and V<sub>BAT</sub> pins or the V<sub>RTC</sub> pin with the diode ORing.

3. When the power of EV<sub>DD</sub> is not supplied, set GDIDIS0 to 1.

4. The  $\Delta\Sigma$  A/D converter operable in the backup mode is limited up to 3 channels.

5. RTCIC0, RTCIC1, and RTCIC2 pins are included.

6. When power supply switching by the battery backup function occurs, access to the data flash memory is prohibited.

- The power is supplied from the V<sub>DD</sub> pin at startup of the power supply. MCU remains reset even when the power is supplied to the V<sub>BAT</sub> pin earlier than the V<sub>DD</sub> pin.
- The battery backup function is stopped by default. The battery backup mode must be set by the software after startup of the power supply.
- If the V<sub>DD</sub> pin voltage is lower than the detection voltage, the internal power and the power supply for  $\Delta\Sigma$  A/D converter can be switched from the V<sub>DD</sub> supply to the V<sub>BAT</sub> supply. When the V<sub>DD</sub> pin voltage is recovered higher than the detection voltage, the internal power and the power supply for  $\Delta\Sigma$  A/D converter can be switched from the V<sub>BAT</sub> supply to the V<sub>DD</sub> supply.
- Under the condition of V<sub>BAT</sub>  $\geq$  V<sub>DD</sub>, the software enables to switch the internal power and the power supply for  $\Delta\Sigma$  A/D converter from the V<sub>BAT</sub> supply to the V<sub>DD</sub> supply.

**Table 39-4. Relationship between Operation Mode and Register Name**

Operation Mode	Multiplication Result Register Name			
	Bits 63 to 48	Bits 47 to 32	Bits 31 to 16	Bits 15 to 0
Multiplication mode (unsigned)	MULR3	MULR2	MULR1	MULR0
Multiplication mode (signed)				
Multiply-accumulation mode (unsigned)				
Multiply-accumulation mode (signed)				

The operation result (multiplication) is stored for the multiplication, and the operation result (accumulation) is stored for the multiply-accumulation. Additionally, the accumulation initial value can be set for the multiply-accumulation.

**Table 39-5. Details of Storing of Operation Modes and Multiplication Result Registers**

Operation Mode	Setting	Operation Result
Multiplication mode (unsigned)	–	MULR3 to MULR0: Multiplication (unsigned)
Multiplication mode (signed)	–	MULR3 to MULR0: Multiplication (signed)
Multiply-accumulation mode (unsigned)	MULR3 to MULR0: Accumulation initial value (unsigned)	MULR3 to MULR0: Accumulation value (unsigned)
Multiply-accumulation mode (signed)	MULR3 to MULR0: Accumulation initial value (signed)	MULR3 to MULR0: Accumulation value (signed)

If exceeding the maximum value of the value range that can be handled in 64 bit (= overflow), or if dropping below the minimum value (= underflow), the value is reversed, and the values plus overflow/underflow values are stored in the MULR3 to MULR0 registers.

#### ■ Unsigned

- In case of overflow  
Processing)  $2^{64} + \text{MULR}[63:0]$

Example)

$$\text{FFFF FFFF FFFF FFFFh} + 0000 0000 0000 0001\text{h} = 0000 0000 0000 0000\text{h}$$

#### ■ Signed

- In case of overflow  
Processing)  $2^{63} + \text{MULR}[62:0]$

Example)

$$7\text{FFF FFFF FFFF FFFFh} + 0000 0000 0000 0001\text{h} = 8000 0000 0000 0000\text{h}$$

- In case of underflow  
Processing)  $-2^{63} + \text{MULR}[62:0]$

Example)

$$8000 0000 0000 0000\text{h} + \text{FFFF FFFF FFFF FFFFh} = 7\text{FFF FFFF FFFF FFFFh}$$

Table 40-5. Operation List (7/18)

Instruction Group	Mnemonic	Operands	Bytes	Clocks		Clocks	Flag		
				Note 1	Note 2		Z	AC	CY
8-bit operation	ADDC	A, #byte	2	1	–	$A, CY \leftarrow A + \text{byte} + CY$	x	x	x
		saddr, #byte	3	2	–	$(saddr), CY \leftarrow (saddr) + \text{byte} + CY$	x	x	x
		A, r <sup>Note 3</sup>	2	1	–	$A, CY \leftarrow A + r + CY$	x	x	x
		r, A	2	1	–	$r, CY \leftarrow r + A + CY$	x	x	x
		A, laddr16	3	1	4	$A, CY \leftarrow A + (\text{addr16}) + CY$	x	x	x
		A, ES:laddr16	4	2	5	$A, CY \leftarrow A + (ES, \text{addr16}) + CY$	x	x	x
		A, saddr	2	1	–	$A, CY \leftarrow A + (saddr) + CY$	x	x	x
		A, [HL]	1	1	4	$A, CY \leftarrow A + (HL) + CY$	x	x	x
		A, ES:[HL]	2	2	5	$A, CY \leftarrow A + (ES, HL) + CY$	x	x	x
		A, [HL+byte]	2	1	4	$A, CY \leftarrow A + (HL + \text{byte}) + CY$	x	x	x
		A, ES:[HL+byte]	3	2	5	$A, CY \leftarrow A + ((ES, HL) + \text{byte}) + CY$	x	x	x
		A, [HL+B]	2	1	4	$A, CY \leftarrow A + (HL + B) + CY$	x	x	x
		A, ES:[HL+B]	3	2	5	$A, CY \leftarrow A + ((ES, HL) + B) + CY$	x	x	x
		A, [HL+C]	2	1	4	$A, CY \leftarrow A + (HL + C) + CY$	x	x	x
		A, ES:[HL+C]	3	2	5	$A, CY \leftarrow A + ((ES, HL) + C) + CY$	x	x	x
	SUB	A, #byte	2	1	–	$A, CY \leftarrow A - \text{byte}$	x	x	x
		saddr, #byte	3	2	–	$(saddr), CY \leftarrow (saddr) - \text{byte}$	x	x	x
		A, r <sup>Note 3</sup>	2	1	–	$A, CY \leftarrow A - r$	x	x	x
		r, A	2	1	–	$r, CY \leftarrow r - A$	x	x	x
		A, laddr16	3	1	4	$A, CY \leftarrow A - (\text{addr16})$	x	x	x
		A, ES:laddr16	4	2	5	$A, CY \leftarrow A - (ES, \text{addr16})$	x	x	x
		A, saddr	2	1	–	$A, CY \leftarrow A - (saddr)$	x	x	x
		A, [HL]	1	1	4	$A, CY \leftarrow A - (HL)$	x	x	x
		A, ES:[HL]	2	2	5	$A, CY \leftarrow A - (ES, HL)$	x	x	x
		A, [HL+byte]	2	1	4	$A, CY \leftarrow A - (HL + \text{byte})$	x	x	x
		A, ES:[HL+byte]	3	2	5	$A, CY \leftarrow A - ((ES, HL) + \text{byte})$	x	x	x
		A, [HL+B]	2	1	4	$A, CY \leftarrow A - (HL + B)$	x	x	x
		A, ES:[HL+B]	3	2	5	$A, CY \leftarrow A - ((ES, HL) + B)$	x	x	x
		A, [HL+C]	2	1	4	$A, CY \leftarrow A - (HL + C)$	x	x	x
		A, ES:[HL+C]	3	2	5	$A, CY \leftarrow A - ((ES, HL) + C)$	x	x	x

**Notes 1.** Number of CPU clocks ( $f_{CLK}$ ) when the internal RAM area, SFR area, or extended SFR area is accessed, or when no data is accessed.

**2.** Number of CPU clocks ( $f_{CLK}$ ) when the code flash area is accessed.

**3.** Except  $r = A$

**Remark** Number of clock is when program exists in the internal ROM (flash memory) area. If fetching the instruction from the internal RAM area, the number becomes double number plus 3 clocks at a maximum.

Table 40-5. Operation List (9/18)

Instruction Group	Mnemonic	Operands	Bytes	Clocks		Clocks	Flag		
				Note 1	Note 2		Z	AC	CY
8-bit operation	OR	A, #byte	2	1	–	$A \leftarrow A \vee \text{byte}$	x		
		saddr, #byte	3	2	–	$(\text{saddr}) \leftarrow (\text{saddr}) \vee \text{byte}$	x		
		A, r <sup>Note 3</sup>	2	1	–	$A \leftarrow A \vee r$	x		
		r, A	2	1	–	$r \leftarrow r \vee A$	x		
		A, laddr16	3	1	4	$A \leftarrow A \vee (\text{addr16})$	x		
		A, ES:laddr16	4	2	5	$A \leftarrow A \vee (\text{ES:addr16})$	x		
		A, saddr	2	1	–	$A \leftarrow A \vee (\text{saddr})$	x		
		A, [HL]	1	1	4	$A \leftarrow A \vee (\text{H})$	x		
		A, ES:[HL]	2	2	5	$A \leftarrow A \vee (\text{ES:HL})$	x		
		A, [HL+byte]	2	1	4	$A \leftarrow A \vee (\text{HL} + \text{byte})$	x		
		A, ES:[HL+byte]	3	2	5	$A \leftarrow A \vee ((\text{ES:HL}) + \text{byte})$	x		
		A, [HL+B]	2	1	4	$A \leftarrow A \vee (\text{HL} + \text{B})$	x		
		A, ES:[HL+B]	3	2	5	$A \leftarrow A \vee ((\text{ES:HL}) + \text{B})$	x		
		A, [HL+C]	2	1	4	$A \leftarrow A \vee (\text{HL} + \text{C})$	x		
		A, ES:[HL+C]	3	2	5	$A \leftarrow A \vee ((\text{ES:HL}) + \text{C})$	x		
	XOR	A, #byte	2	1	–	$A \leftarrow A \oplus \text{byte}$	x		
		saddr, #byte	3	2	–	$(\text{saddr}) \leftarrow (\text{saddr}) \oplus \text{byte}$	x		
		A, r <sup>Note 3</sup>	2	1	–	$A \leftarrow A \oplus r$	x		
		r, A	2	1	–	$r \leftarrow r \oplus A$	x		
		A, laddr16	3	1	4	$A \leftarrow A \oplus (\text{addr16})$	x		
		A, ES:laddr16	4	2	5	$A \leftarrow A \oplus (\text{ES:addr16})$	x		
		A, saddr	2	1	–	$A \leftarrow A \oplus (\text{saddr})$	x		
		A, [HL]	1	1	4	$A \leftarrow A \oplus (\text{HL})$	x		
		A, ES:[HL]	2	2	5	$A \leftarrow A \oplus (\text{ES:HL})$	x		
		A, [HL+byte]	2	1	4	$A \leftarrow A \oplus (\text{HL} + \text{byte})$	x		
		A, ES:[HL+byte]	3	2	5	$A \leftarrow A \oplus ((\text{ES:HL}) + \text{byte})$	x		
		A, [HL+B]	2	1	4	$A \leftarrow A \oplus (\text{HL} + \text{B})$	x		
		A, ES:[HL+B]	3	2	5	$A \leftarrow A \oplus ((\text{ES:HL}) + \text{B})$	x		
		A, [HL+C]	2	1	4	$A \leftarrow A \oplus (\text{HL} + \text{C})$	x		
		A, ES:[HL+C]	3	2	5	$A \leftarrow A \oplus ((\text{ES:HL}) + \text{C})$	x		

**Notes 1.** Number of CPU clocks ( $f_{\text{CLK}}$ ) when the internal RAM area, SFR area, or extended SFR area is accessed, or when no data is accessed.

**2.** Number of CPU clocks ( $f_{\text{CLK}}$ ) when the code flash area is accessed.

**3.** Except  $r = A$

**Remark** Number of clock is when program exists in the internal ROM (flash memory) area. If fetching the instruction from the internal RAM area, the number becomes double number plus 3 clocks at a maximum.

**(5) Communication at different potential (1.9 V, 2.5 V, 3 V) (UART mode) (1/2)****( $T_A = -40$  to  $+85^\circ\text{C}$ ,  $1.9\text{ V} \leq \text{EVDD0} = \text{EVDD1} \leq \text{VDD}^{\text{Note 1}} \leq 5.5\text{ V}$ ,  $\text{VSS} = \text{EVSS0} = \text{EVSS1} = 0\text{ V}$ )**

Parameter	Symbol	Conditions	HS (high-speed main) Mode		LS (low-speed main) Mode		LP (low-power main) Mode		LV (low-voltage main) Mode		Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Transfer rate		Reception	$4.0\text{ V} \leq \text{EVDD} \leq 5.5\text{ V}$ , $2.7\text{ V} \leq \text{V}_b \leq 4.0\text{ V}$			$f_{\text{MCK}}/6^{\text{Note 1}}$		$f_{\text{MCK}}/6^{\text{Note 1}}$		$f_{\text{MCK}}/6^{\text{Note 1}}$	bps
			Theoretical value of the maximum transfer rate $f_{\text{MCK}} = f_{\text{CLK}}^{\text{Note 4}}$			5.3		1.3		0.1	Mbps
			$2.7\text{ V} \leq \text{EVDD} < 4.0\text{ V}$ , $2.3\text{ V} \leq \text{V}_b \leq 2.7\text{ V}$			$f_{\text{MCK}}/6^{\text{Note 1}}$		$f_{\text{MCK}}/6^{\text{Note 1}}$		$f_{\text{MCK}}/6^{\text{Note 1}}$	bps
			Theoretical value of the maximum transfer rate $f_{\text{MCK}} = f_{\text{CLK}}^{\text{Note 4}}$			5.3		1.3		0.1	Mbps
			$1.9\text{ V} \leq \text{EVDD} < 3.3\text{ V}$ , $1.8\text{ V} \leq \text{V}_b \leq 2.0\text{ V}$			$f_{\text{MCK}}/6$ Notes 1 to 3		$f_{\text{MCK}}/6$ Notes 1, 2		$f_{\text{MCK}}/6$ Notes 1, 2	bps
			Theoretical value of the maximum transfer rate $f_{\text{MCK}} = f_{\text{CLK}}^{\text{Note 4}}$			5.3		1.3		0.1	Mbps

**Notes 1.** Transfer rate in the SNOOZE mode is 4800 bps only.**2.** Use it with  $\text{EVDD} \geq \text{V}_b$ .**3.** The following conditions are required for low voltage interface. $2.4\text{ V} \leq \text{EVDD} < 2.7\text{ V}$ : MAX. 2.6 Mbps $1.9\text{ V} \leq \text{EVDD} < 2.4\text{ V}$ : MAX. 1.3 Mbps**4.** The maximum operating frequencies of the CPU/peripheral hardware clock ( $f_{\text{CLK}}$ ) are:

HS (high-speed main) mode: 32 MHz ( $2.8\text{ V} \leq \text{EVDD} \leq 5.5\text{ V}$ ), 24 MHz ( $2.7\text{ V} \leq \text{EVDD} \leq 5.5\text{ V}$ ),  
16 MHz ( $2.5\text{ V} \leq \text{EVDD} \leq 5.5\text{ V}$ ), 12 MHz ( $2.4\text{ V} \leq \text{EVDD} \leq 5.5\text{ V}$ ),  
6 MHz ( $2.1\text{ V} \leq \text{EVDD} \leq 5.5\text{ V}$ ),

LS (low-speed main) mode: 8 MHz ( $1.9\text{ V} \leq \text{EVDD} \leq 5.5\text{ V}$ ), 4 MHz ( $1.9\text{ V} \leq \text{EVDD} \leq 5.5\text{ V}$ )LP (low-power main) mode: 1 MHz ( $1.9\text{ V} \leq \text{EVDD} \leq 5.5\text{ V}$ )LV (low-voltage main) mode: 4 MHz ( $1.7\text{ V} \leq \text{EVDD} \leq 5.5\text{ V}$ )

**Caution** Select the TTL input buffer for the RxDq pin and the N-ch open drain output ( $\text{V}_{\text{DD}}$  tolerance) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For  $\text{V}_{\text{IH}}$  and  $\text{V}_{\text{IL}}$ , see the DC characteristics with TTL input buffer selected.

**Remarks 1.**  $\text{V}_b[\text{V}]$ : Communication line voltage**2.** q: UART number (q = 0 to 3), g: PIM and POM number (g = 0, 1, 3, 5, 8)**3.**  $f_{\text{MCK}}$ : Serial array unit operation clock frequency

(Operating clock that is set with the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn).

m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13))