# E·XFL



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	I <sup>2</sup> C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	17
Program Memory Size	7KB (4K x 14)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 12x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Through Hole
Package / Case	20-DIP (0.300", 7.62mm)
Supplier Device Package	20-PDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16f1828-e-p

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

IGURE 5-7:	INTERNAL OSCILLATOR SWITCH TIMING
SERVICES SERVICES	LFINTOSC (FBCM and WOT (Faahlad)
HFINTOSC/	
LFINTOSC	
IRCF <3:0>	$\neq 0$ $\chi = 0$
System Clock	
< 1012X (2010) (2010)	
20730:00500 2072030	un Her Gala (dalahka makakan kerakar berkarika)
HFINTOSC/	La Degen Sync La Parring
LFINTOSC	
IRCF <3:0>	$\neq 0$ $\chi = 0$
System Clock	
s ann an an ar ar	
1.8.813 (1973/9»-	nemes cascale in a casc. LANGUOSC turns off univer WOY or A SOM is enabled
08999030	
BENTOSO/ MENTOSO	
\$P.CF <3:0>	
System Clock	
Seie to See	Table 5-1, "Oscillutor Switching Delays" for more information.

# 5.5 Fail-Safe Clock Monitor

The Fail-Safe Clock Monitor (FSCM) allows the device to continue operating should the external oscillator fail. The FSCM can detect oscillator failure any time after the Oscillator Start-up Timer (OST) has expired. The FSCM is enabled by setting the FCMEN bit in the Configuration Word 1. The FSCM is applicable to all external Oscillator modes (LP, XT, HS, EC, Timer1 Oscillator and RC).

FIGURE 5-9: FSCM BLOCK DIAGRAM



### 5.5.1 FAIL-SAFE DETECTION

The FSCM module detects a failed oscillator by comparing the external oscillator to the FSCM sample clock. The sample clock is generated by dividing the LFINTOSC by 64. See Figure 5-9. Inside the fail detector block is a latch. The external clock sets the latch on each falling edge of the external clock. The sample clock clears the latch on each rising edge of the sample clock. A failure is detected when an entire half-cycle of the sample clock elapses before the external clock goes low.

### 5.5.2 FAIL-SAFE OPERATION

When the external clock fails, the FSCM switches the device clock to an internal clock source and sets the bit flag OSFIF of the PIR2 register. Setting this flag will generate an interrupt if the OSFIE bit of the PIE2 register is also set. The device firmware can then take steps to mitigate the problems that may arise from a failed clock. The system clock will continue to be sourced from the internal clock source until the device firmware successfully restarts the external oscillator and switches back to external operation.

The internal clock source chosen by the FSCM is determined by the IRCF<3:0> bits of the OSCCON register. This allows the internal oscillator to be configured before a failure occurs.

## 5.5.3 FAIL-SAFE CONDITION CLEARING

The Fail-Safe condition is cleared after a Reset, executing a SLEEP instruction or changing the SCS bits of the OSCCON register. When the SCS bits are changed, the OST is restarted. While the OST is running, the device continues to operate from the INTOSC selected in OSCCON. When the OST times out, the Fail-Safe condition is cleared after successfully switching to the external clock source. The OSFIF bit should be cleared prior to switching to the external clock source. If the Fail-Safe condition still exists, the OSFIF flag will again become set by hardware.

### 5.5.4 RESET OR WAKE-UP FROM SLEEP

The FSCM is designed to detect an oscillator failure after the Oscillator Start-up Timer (OST) has expired. The OST is used after waking up from Sleep and after any type of Reset. The OST is not used with the EC or RC Clock modes so that the FSCM will be active as soon as the Reset or wake-up has completed. When the FSCM is enabled, the Two-Speed Start-up is also enabled. Therefore, the device will always be executing code while the OST is operating.

Note: Due to the wide range of oscillator start-up times, the Fail-Safe circuit is not active during oscillator start-up (i.e., after exiting Reset or Sleep). After an appropriate amount of time, the user should check the Status bits in the OSCSTAT register to verify the oscillator start-up and that the system clock switchover has successfully completed.

## 8.1 Operation

Interrupts are disabled upon any device Reset. They are enabled by setting the following bits:

- · GIE bit of the INTCON register
- Interrupt Enable bit(s) for the specific interrupt event(s)
- PEIE bit of the INTCON register (if the Interrupt Enable bit of the interrupt event is contained in the PIEx register)

The INTCON, PIR1, PIR2 and PIR3 registers record individual interrupts via interrupt flag bits. Interrupt flag bits will be set, regardless of the status of the GIE, PEIE and individual interrupt enable bits.

The following events happen when an interrupt event occurs while the GIE bit is set:

- Current prefetched instruction is flushed
- · GIE bit is cleared
- Current Program Counter (PC) is pushed onto the stack
- Critical registers are automatically saved to the shadow registers (See Section 8.5 "Automatic Context Saving")
- PC is loaded with the interrupt vector 0004h

The firmware within the Interrupt Service Routine (ISR) should determine the source of the interrupt by polling the interrupt flag bits. The interrupt flag bits must be cleared before exiting the ISR to avoid repeated interrupts. Because the GIE bit is cleared, any interrupt that occurs while executing the ISR will be recorded through its interrupt flag, but will not cause the processor to redirect to the interrupt vector.

The RETFIE instruction exits the ISR by popping the previous address from the stack, restoring the saved context from the shadow registers and setting the GIE bit.

For additional information on a specific interrupt's operation, refer to its peripheral chapter.

Note 1:	Individual	inte	rrupt	flag	bits	s are	e set,
	regardless	of	the	state	of	any	other
	enable bits						

2: All interrupts will be ignored while the GIE bit is cleared. Any interrupt occurring while the GIE bit is clear will be serviced when the GIE bit is set again.

### 8.2 Interrupt Latency

Interrupt latency is defined as the time from when the interrupt event occurs to the time code execution at the interrupt vector begins. The latency for synchronous interrupts is three or four instruction cycles. For asynchronous interrupts, the latency is three to five instruction cycles, depending on when the interrupt occurs. See Figure 8-3 and Figure 8-4 for more details.

EXAN	EXAMPLE 11-4: ERASING ONE ROW OF PROGRAM MEMORY							
; Thi	This row erase routine assumes the following:							
; 1.	; 1. A valid address within the erase block is loaded in ADDRH:ADDRL							
; 2.	ADDRH and AI	DRL are located	in shared data memory 0x70 - 0x7F					
	BCF BANKSEL MOVF MOVF MOVF BSF	INTCON,GIE EEADRL ADDRL,W EEADRL ADDRH,W EEADRH EECON1,EEPGD	<pre>; Disable ints so required sequences will execute properly ; Load lower 8 bits of erase address boundary ; Load upper 6 bits of erase address boundary ; Point to program memory</pre>					
	BCF	EECON1,CFGS	; Not configuration space					
	BSF EECON1, FREE ; Specify an erase operation							
Required	MOVLW MOVWF 80 MOVLW BSF NOP NOP	55h EECON2 0AAh EECON2 EECON1,WR	<pre>; Shable writes ; Start of required sequence to initiate erase ; Write 55h ; ; Write AAh ; Set WR bit to begin erase ; Any instructions here are ignored as processor ; halts to begin erase sequence ; Processor will stop here and wait for erase complete. ; after erase processor continues with 3rd instruction</pre>					
	BCF BSF	EECON1,WREN INTCON,GIE	; Disable writes ; Enable interrupts					

## 12.2 PORTA Registers

PORTA is a 6-bit wide, bidirectional port. The corresponding data direction register is TRISA (Register 12-4). Setting a TRISA bit (= 1) will make the corresponding PORTA pin an input (i.e., disable the output driver). Clearing a TRISA bit (= 0) will make the corresponding PORTA pin an output (i.e., enables output driver and puts the contents of the output latch on the selected pin). The exception is RA3, which is input only and its TRIS bit will always read as '1'. Example 12-1 shows how to initialize PORTA.

Reading the PORTA register (Register 12-3) reads the status of the pins, whereas writing to it will write to the PORT latch. All write operations are read-modify-write operations. Therefore, a write to a port implies that the port pins are read, this value is modified and then written to the PORT data latch (LATA).

The TRISA register (Register 12-4) controls the PORTA pin output drivers, even when they are being used as analog inputs. The user should ensure the bits in the TRISA register are maintained set when using them as analog inputs. I/O pins configured as analog input always read '0'.

The INLVLA register (Register 12-8) controls the input voltage threshold for each of the available PORTA input pins. A selection between the Schmitt Trigger CMOS or the TTL Compatible thresholds is available. The input threshold is important in determining the value of a read of the PORTA register and also the level at which an Interrupt-on-Change occurs, if that feature is enabled. See Section 30.4 "DC Characteristics: PIC16(L)F1824/8-I/E" for more information on threshold levels.

**Note:** Changing the input threshold selection should be performed while all peripheral modules are disabled. Changing the threshold level during the time a module is active may inadvertently generate a transition associated with an input pin, regardless of the actual voltage level on that pin.

#### 12.2.1 WEAK PULL-UPS

Each of the PORTA pins has an individually configurable internal weak pull-up. Control bits WPUA<5:0> enable or disable each pull-up (see Register 12-7). Each weak pull-up is automatically turned off when the port pin is configured as an output. All pull-ups are disabled on a Power-on Reset by the WPUEN bit of the OPTION\_REG register.

#### 12.2.2 ANSELA REGISTER

The ANSELA register (Register 12-6) is used to configure the Input mode of an I/O pin to analog. Setting the appropriate ANSELA bit high will cause all digital reads on the pin to be read as '0' and allow analog functions on the pin to operate correctly.

The state of the ANSELA bits has no affect on digital output functions. A pin with TRIS clear and ANSEL set will still operate as a digital output, but the Input mode will be analog. This can cause unexpected behavior when executing read-modify-write instructions on the affected port.

Note:	The ANSELA register must be initialized						
	to configure an analog channel as a digital						
	input. Pins configured as analog inputs						
	will read '0'.						

#### EXAMPLE 12-1: INITIALIZING PORTA

BANKSEL	PORTA	;
CLRF	PORTA	;Init PORTA
BANKSEL	LATA	;Data Latch
CLRF	LATA	;
BANKSEL	ANSELA	;
CLRF	ANSELA	;digital I/O
BANKSEL	TRISA	;
MOVLW	B'00111000'	;Set RA<5:3> as inputs
MOVWF	TRISA	;and set RA<2:0> as
		;outputs

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
SRSPE	SRSCKE	SRSC2E	SRSC1E	SRRPE	SRRCKE	SRRC2E	SRRC1E
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'	
u = Bit is uncha	anged	x = Bit is unkr	nown	-n/n = Value a	at POR and BO	R/Value at all o	other Resets
'1' = Bit is set		'0' = Bit is cle	ared				
bit 7	SRSPE: SR I	Latch Periphera	al Set Enable b	bit			
	1 = SR latch0 = SRI pin h	has no effect or	the set input	in of the SR latch			
bit 6	SRSCKE: SF	R Latch Set Clo	ck Enable bit				
	1 = Set input 0 = SRCLK h	t of SR latch is nas no effect or	pulsed with SF n the set input	RCLK of the SR latch	1		
bit 5	SRSC2E: SR	Latch C2 Set	Enable bit				
	1 = SR latch 0 = C2 Comp	is set when the parator output h	e C2 Compara nas no effect o	tor output is hig n the set input	gh of the SR latch		
bit 4	SRSC1E: SR	Latch C1 Set	Enable bit				
	1 = SR latch 0 = C1 Comp	is set when the parator output h	e C1 Compara nas no effect o	tor output is hig n the set input	gh of the SR latch		
bit 3	SRRPE: SR I	Latch Periphera	al Reset Enabl	e bit			
	1 = SR latch 0 = SRI pin h	is reset when t has no effect or	the SRI pin is h the reset inpu	high ut of the SR late	ch		
bit 2	SRRCKE: SF	R Latch Reset (	Clock Enable b	oit			
	1 = Reset inp 0 = SRCLK h	put of SR latch has no effect or	is pulsed with າ the reset inpເ	SRCLK ut of the SR lat	ch		
bit 1	SRRC2E: SR	R Latch C2 Res	et Enable bit				
	1 = SR latch 0 = C2 Comp	is reset when to parator output h	he C2 Compa has no effect o	rator output is l n the reset inp	high ut of the SR late	ch	
bit 0	SRRC1E: SR	R Latch C1 Res	et Enable bit				
	1 = SR latch 0 = C1 Comp	is reset when to parator output h	he C1 Compa has no effect o	rator output is I n the reset inp	high ut of the SR late	ch	
	0 = C1 Com	parator output I	nas no effect o	n the reset inp	ut of the SR late	ch	

### REGISTER 18-2: SRCON1: SR LATCH CONTROL 1 REGISTER

bit 0
read as '0'
d BOR/Value at all other Resets
ted TRIS bit be cleared to actually
hanges on Timer1 clock source.

# REGISTER 19-1: CMxCON0: COMPARATOR Cx CONTROL REGISTER 0

# 25.0 MASTER SYNCHRONOUS SERIAL PORT MODULE

## 25.1 Master SSP (MSSP1) Module Overview

The Master Synchronous Serial Port (MSSP1) module is a serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be Serial EEPROMs, shift registers, display drivers, A/D converters, etc. The MSSP1 module can operate in one of two modes:

- Serial Peripheral Interface (SPI)
- Inter-Integrated Circuit (I<sup>2</sup>C<sup>™</sup>)

The SPI interface supports the following modes and features:

- Master mode
- Slave mode
- Clock Parity
- Slave Select Synchronization (Slave mode only)
- · Daisy chain connection of slave devices

Figure 25-1 is a block diagram of the SPI interface module.









### 25.5.6 CLOCK STRETCHING

Clock stretching occurs when a device on the bus holds the SCL line low effectively pausing communication. The slave may stretch the clock to allow more time to handle data or prepare a response for the master device. A master device is not concerned with stretching as anytime it is active on the bus and not transferring data it is stretching. Any stretching done by a slave is invisible to the master software and handled by the hardware that generates SCL.

The CKP bit of the SSP1CON1 register is used to control stretching in software. Any time the CKP bit is cleared, the module will wait for the SCL line to go low and then hold it. Setting CKP will release SCL and allow more communication.

#### 25.5.6.1 Normal Clock Stretching

Following an ACK if the R/W bit of SSP1STAT is set, a read request, the slave hardware will clear CKP. This allows the slave time to update SSP1BUF with data to transfer to the master. If the SEN bit of SSP1CON2 is set, the slave hardware will always stretch the clock after the ACK sequence. Once the slave is ready; CKP is set by software and communication resumes.

- **Note 1:** The BF bit has no effect on if the clock will be stretched or not. This is different than previous versions of the module that would not stretch the clock, clear CKP, if SSP1BUF was read before the 9th falling edge of SCL.
  - 2: Previous versions of the module did not stretch the clock for a transmission if SSP1BUF was loaded before the 9th falling edge of SCL. It is now always cleared for read requests.

#### 25.5.6.2 10-bit Addressing Mode

In 10-bit Addressing mode, when the UA bit is set, the clock is always stretched. This is the only time the SCL is stretched without CKP being cleared. SCL is released immediately after a write to SSP1ADD.

Note:	Previous versions of the module did not
	stretch the clock if the second address byte
	did not match.

#### 25.5.6.3 Byte NACKing

When AHEN bit of SSP1CON3 is set; CKP is cleared by hardware after the eighth falling edge of SCL for a received matching address byte. When DHEN bit of SSP1CON3 is set; CKP is cleared after the eighth falling edge of SCL for received data.

Stretching after the eighth falling edge of SCL allows the slave to look at the received address or data and decide if it wants to ACK the received data.

#### 25.5.7 CLOCK SYNCHRONIZATION AND THE CKP BIT

Any time the CKP bit is cleared, the module will wait for the SCL line to go low and then hold it. However, clearing the CKP bit will not assert the SCL output low until the SCL output is already sampled low. Therefore, the CKP bit will not assert the SCL line until an external  $I^2C$  master device has already asserted the SCL line. The SCL output will remain low until the CKP bit is set and all other devices on the  $I^2C$  bus have released SCL. This ensures that a write to the CKP bit will not violate the minimum high time requirement for SCL (see Figure 25-23).



#### FIGURE 25-23: CLOCK SYNCHRONIZATION TIMING

#### 25.6.2 CLOCK ARBITRATION

Clock arbitration occurs when the master, during any receive, transmit or Repeated Start/Stop condition, releases the SCL pin (SCL allowed to float high). When the SCL pin is allowed to float high, the Baud Rate Generator (BRG) is suspended from counting until the SCL pin is actually sampled high. When the SCL pin is sampled high, the Baud Rate Generator is reloaded with the contents of SSP1ADD<7:0> and begins counting. This ensures that the SCL high time will always be at least one BRG rollover count in the event that the clock is held low by an external device (Figure 25-25).

#### FIGURE 25-25: BAUD RATE GENERATOR TIMING WITH CLOCK ARBITRATION



### 25.6.3 WCOL STATUS FLAG

If the user writes the SSP1BUF when a Start, Restart, Stop, Receive or Transmit sequence is in progress, the WCOL is set and the contents of the buffer are unchanged (the write does not occur). Any time the WCOL bit is set it indicates that an action on SSP1BUF was attempted while the module was not Idle.

Note:	Because queuing of events is not allowed,							
	writing to the lower five bits of SSP1CON2							
	is disabled until the Start condition i							
	complete.							

#### 25.6.8 ACKNOWLEDGE SEQUENCE TIMING

An Acknowledge sequence is enabled by setting the Acknowledge Sequence Enable bit, ACKEN bit of the SSP1CON2 register. When this bit is set, the SCL pin is pulled low and the contents of the Acknowledge data bit are presented on the SDA pin. If the user wishes to generate an Acknowledge, then the ACKDT bit should be cleared. If not, the user should set the ACKDT bit before starting an Acknowledge sequence. The Baud Rate Generator then counts for one rollover period (TBRG) and the SCL pin is deasserted (pulled high). When the SCL pin is sampled high (clock arbitration), the Baud Rate Generator counts for TBRG. The SCL pin is then pulled low. Following this, the ACKEN bit is automatically cleared, the Baud Rate Generator is turned off and the MSSP1 module then goes into Idle mode (Figure 25-30).

## 25.6.8.1 WCOL Status Flag

If the user writes the SSP1BUF when an Acknowledge sequence is in progress, then the WCOL bit is set and the contents of the buffer are unchanged (the write does not occur).

### 25.6.9 STOP CONDITION TIMING

A Stop bit is asserted on the SDA pin at the end of a receive/transmit by setting the Stop Sequence Enable bit, PEN bit of the SSP1CON2 register. At the end of a receive/transmit, the SCL line is held low after the falling edge of the ninth clock. When the PEN bit is set, the master will assert the SDA line low. When the SDA line is sampled low, the Baud Rate Generator is reloaded and counts down to '0'. When the Baud Rate Generator times out, the SCL pin will be brought high and one TBRG (Baud Rate Generator rollover count) later, the SDA pin will be deasserted. When the SDA pin is sampled high while SCL is high, the P bit of the SSP1STAT register is set. A TBRG later, the PEN bit is cleared and the SSP1IF bit is set (Figure 25-31).

### 25.6.9.1 WCOL Status Flag

If the user writes the SSP1BUF when a Stop sequence is in progress, then the WCOL bit is set and the contents of the buffer are unchanged (the write does not occur).

#### 



### 26.1.1.4 TSR Status

The TRMT bit of the TXSTA register indicates the status of the TSR register. This is a read-only bit. The TRMT bit is set when the TSR register is empty and is cleared when a character is transferred to the TSR register from the TXREG. The TRMT bit remains clear until all bits have been shifted out of the TSR register. No interrupt logic is tied to this bit, so the user has to poll this bit to determine the TSR status.

Note:	The TSR register is not mapped in data
	memory, so it is not available to the user.

#### 26.1.1.5 Transmitting 9-bit Characters

The EUSART supports 9-bit character transmissions. When the TX9 bit of the TXSTA register is set, the EUSART will shift nine bits out for each character transmitted. The TX9D bit of the TXSTA register is the ninth, and Most Significant, data bit. When transmitting 9-bit data, the TX9D data bit must be written before writing the eight Least Significant bits into the TXREG. All nine bits of data will be transferred to the TSR shift register immediately after the TXREG is written.

A special 9-bit Address mode is available for use with multiple receivers. See **Section 26.1.2.7** "Address **Detection**" for more information on the address mode.

- 26.1.1.6 Asynchronous Transmission Setup:
- 1. Initialize the SPBRGH, SPBRGL register pair and the BRGH and BRG16 bits to achieve the desired baud rate (see Section 26.3 "EUSART Baud Rate Generator (BRG)").
- 2. Enable the asynchronous serial port by clearing the SYNC bit and setting the SPEN bit.
- 3. If 9-bit transmission is desired, set the TX9 control bit. A set ninth data bit will indicate that the eight Least Significant data bits are an address when the receiver is set for address detection.
- 4. Enable the transmission by setting the TXEN control bit. This will cause the TXIF interrupt bit to be set.
- If interrupts are desired, set the TXIE interrupt enable bit of the PIE1 register. An interrupt will occur immediately provided that the GIE and PEIE bits of the INTCON register are also set.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded into the TX9D data bit.
- 7. Load 8-bit data into the TXREG register. This will start the transmission.



#### FIGURE 26-3: ASYNCHRONOUS TRANSMISSION

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R-0/0	R-0/0	R-x/x
SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D
bit 7		L	I	1		<u> </u>	bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplei	mented bit, read	as '0'	
u = Bit is uncha	anged	x = Bit is unkr	nown	-n/n = Value	at POR and BOI	R/Value at all of	ther Resets
'1' = Bit is set		'0' = Bit is clea	ared				]
		D. ( E. ) I. I.					
bit /	SPEN: Serial	Port Enable bi	[ figuros BV/D <sup>-</sup>	T and TV/CK n	vina an anrial nor	t pipe)	
	1 = Serial po 0 = Serial po	rt disabled (cor	d in Reset)		ons as senai por	t pins)	
bit 6	RX9: 9-bit Re	ceive Enable b	it				
	1 = Selects 9	-bit reception					
	0 = Selects 8	B-bit reception					
bit 5	SREN: Single	e Receive Enat	le bit				
	Asynchronous	<u>s mode</u> :					
	Don't care Synchronous	mode – Maste	r.				
	1 = Enables	single receive	-				
	0 = Disables	single receive					
	This bit is clea	ared after recep	otion is compl	ete.			
	Don't care	<u> moue – Slave</u>					
bit 4	CREN: Contir	nuous Receive	Enable bit				
2	Asynchronous	s mode:					
	1 = Enables	receiver					
	0 = Disables	receiver					
	Synchronous	<u>mode</u> :	nivo until onol		algorid (CDEN		
	0 = Disables	continuous rec	eive until enar eive		s cleared (CREN	I overnues SRE	IN)
bit 3	ADDEN: Add	ress Detect En	able bit				
	Asynchronous	<u>s mode 9-bit (F</u>	2 <u>X9 = 1</u> ):				
	1 = Enables	address detect	ion, enable in	terrupt and loa	d the receive bu	iffer when RSR	<8> is set
	0 = Disables	address detec	tion, all bytes $x_0 = 0$	are received a	ind ninth bit can	be used as par	ity bit
	Don't care		<u>. N9 – 01</u> .				
bit 2	FFRR: Frami	na Error bit					
	1 = Framing	error (can be u	pdated by rea	iding RCREG	register and rece	eive next valid ł	ovte)
	0 = No framir	ng error	. ,	0	0		<i>,</i>
bit 1	OERR: Overr	un Error bit					
	1 = Overrun 0 = No overru	error (can be c un error	eared by clea	aring bit CREN	)		
bit 0	RX9D: Ninth	bit of Received	Data				
	This can be a	ddress/data bit	or a parity bit	t and must be	calculated by us	er firmware.	

# REGISTER 26-2: RCSTA: RECEIVE STATUS AND CONTROL REGISTER<sup>(1)</sup>



#### **FIGURE 26-10:** SYNCHRONOUS TRANSMISSION





#### **TABLE 26-7:** SUMMARY OF REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER TRANSMISSION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
APFCON0	RXDTSEL	SDOSEL <sup>(1)</sup>	SSSEL <sup>(1)</sup>	_	T1GSEL	TXCKSEL	_	_	117
BAUDCON	ABDOVF	RCIDL		SCKP	BRG16	—	WUE	ABDEN	296
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	89
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	90
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	93
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	295
SPBRGL	BRG7	BRG6	BRG5	BRG4	BRG3	BRG2	BRG1	BRG0	297*
SPBRGH	BRG15	BRG14	BRG13	BRG12	BRG11	BRG10	BRG9	BRG8	297*
TXREG	EUSART Transmit Data Register								
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	294

 
 — = unimplemented location, read as '0'. Shaded cells are not used for synchronous master transmission.
 Page provides register information.
 PIC16(L)F1824 only.
 Legend:

Note 1:

PIC16LF1824/8				$\label{eq:constraint} \begin{array}{l} \mbox{Standard Operating Conditions (unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq T_A \leq +85^\circ C \mbox{ for industrial} \\ -40^\circ C \leq T_A \leq +125^\circ C \mbox{ for extended} \end{array}$						
PIC16F1824/8				$\begin{array}{l} \mbox{Standard Operating Conditions (unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq Ta \leq +85^{\circ}C \mbox{ for industrial} \\ -40^{\circ}C \leq Ta \leq +125^{\circ}C \mbox{ for extended} \end{array}$						
Param. No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions			
D001	Vdd	Supply Voltage (VDDMIN, VDDMAX)								
		PIC16LF1824/8	1.8 2.5	_	3.6 3.6	V V	Fosc ≤ 16 MHz: Fosc ≤ 32 MHz <b>(Note 2)</b>			
D001		PIC16F1824/8	1.8 2.5	_	5.5 5.5	V V	Fosc ≤ 16 MHz: Fosc ≤ 32 MHz <b>(Note 2)</b>			
D002*	Vdr	RAM Data Retention Voltage <sup>(1)</sup>								
		PIC16LF1824/8	1.5	-	_	V	Device in Sleep mode			
D002*		PIC16F1824/8	1.7	—	—	V	Device in Sleep mode			
D002A*	VPOR	Power-on Reset Release Voltage	_	1.6	_	V				
D002B*	VPORR	Power-on Reset Rearm Voltage								
		PIC16LF1824/8	—	0.8	—	V	Device in Sleep mode			
D002B*		PIC16F1824/8	_	1.4		V	Device in Sleep mode			
D003	VADFVR	Fixed Voltage Reference Voltage for ADC	-8	_	6	%	1.024V, VDD ≥ 2.5V 2.048V, VDD ≥ 2.5V 4.096V, VDD ≥ 4.75V			
D003A	VCDAFVR	Fixed Voltage Reference Voltage for Comparator and DAC	-11		7	%	$1.024V, VDD \ge 2.5V \\ 2.048V, VDD \ge 2.5V \\ 4.096V, VDD \ge 4.75V \\ \end{array}$			
D004*	SVDD	VDD Rise Rate to ensure internal Power-on Reset signal	0.05	—	_	V/ms	See Section 7.1 "Power-on Reset (POR)" for details.			

#### 30.1 DC Characteristics: PIC16(L)F1824/8-I/E (Industrial, Extended)

These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered in Sleep mode without losing RAM data.

2: PLL required for 32 MHz operation.

# 30.3 DC Characteristics: PIC16(L)F1824/8-I/E (Power-Down) (Continued)

PIC16LF1824/8										
PIC16F1824/8			<b>Standa</b> Operati	rd Operating temper	ting Cond rature	itions (u -40°C ≤ -40°C ≤	tions (unless otherwise stated) -40°C $\leq$ TA $\leq$ +85°C for industrial -40°C $\leq$ TA $\leq$ +125°C for extended			
Param	m Device Characteristics Min.		Typt	Typt Max.	Max.	Units	Conditions			
NO.				+85"C	+125°C		VDD	Note		
Power-down Base Current (IPD) <sup>(2)</sup>										
D026A*			250		—	μA	1.8	A/D Current (Note 1, 3),		
		-	250	_	_	μA	3.0	conversion in progress		
D026A*			280	_	_	μA	1.8	A/D Current (Note 1, 3),		
			280		—	μA	3.0	conversion in progress		
		—	280	—		μA	5.0			
D027			2.0	5.0	6.0	μA	1.8	Cap Sense, Low Power,		
		_	4.0	7.0	9.0	μA	3.0	(Note 1)		
D027		—	21	41	45	μA	1.8	Cap Sense, Low Power,		
		—	23	47	55	μA	3.0	CPSRM = 0, CPSRNG = 01		
		—	24	55	68	μA	5.0	(Note 1)		
D027A		—	5.0	8.0	10	μA	1.8	Cap Sense, Medium Power,		
		-	8.0	13	14	μA	3.0	CPSRM = 0, CPSRNG = 10 (Note 1)		
D027A		_	21	44	47	μA	1.8	Cap Sense, Medium Power,		
		_	23	53	60	μA	3.0	CPSRM = 0, CPSRNG = 10		
		_	24	57	71	μA	5.0	(Note 1)		
D027B		—	13	22	24	μA	1.8	Cap Sense, High Power,		
		—	35	45	47	μA	3.0	CPSRM = 0, CPSRNG = 11 (Note 1)		
D027B		_	21	58	65	μA	1.8	Cap Sense, High Power,		
		_	23	84	90	μA	3.0	CPSRM = 0, CPSRNG = 11		
		_	25	95	110	μA	5.0	(Note 1)		
D028		—	7.3	16	17	μA	1.8	Comparator Current, Low-Power		
		_	7.4	18	19	μA	3.0	mode (Note 1)		
D028		_	28	45	50	μA	1.8	Comparator Current, Low-Powe		
		_	30	56	61	μA	3.0	mode (Note 1)		
		—	32	60	80	μA	5.0	1		
D028B		_	28	46	48	μA	1.8	Comparator Current, High-Power		
		_	29	48	49	μA	3.0	mode, <b>(Note 1)</b>		
D028B			60	80	85	μA	1.8	Comparator Current, High-Power		
		_	62	85	90	μA	3.0	mode, (Note 1)		
		—	64	90	105	μA	5.0			

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: The peripheral current is the sum of the base IDD or IPD and the additional current consumed when this peripheral is enabled. The peripheral △ current can be determined by subtracting the base IDD or IPD current from this limit. Max values should be used when calculating total current consumption.

2: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD.

**3:** A/D oscillator source is FRC.



FIGURE 31-38: IPD, COMPARATOR, LOW-POWER MODE (CxSP = 0), PIC16F1824/8 ONLY





FIGURE 31-41: VOH vs. IOH OVER TEMPERATURE (VDD = 5.0V), PIC16F1824/8 ONLY



**FIGURE 31-42:** VOL vs. IOL OVER TEMPERATURE (VDD = 5.0V), PIC16F1824/8 ONLY