



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	17
Program Memory Size	7KB (4K x 14)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 12x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	20-VFQFN Exposed Pad
Supplier Device Package	20-QFN (4x4)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16f1828-i-ml

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong







U-0	U-0	R/W-0/0	R/W-1/1	R/W-0/0	R/W-1/1	R/W-1/1	R/W-0/0
_	_	WDTPS4	WDTPS3	WDTPS2	WDTPS1	WDTPS0	SWDTEN
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	
u = Bit is uncha	anged	x = Bit is unkr	nown	-m/n = Value	at POR and BO	R/Value at all o	other Resets
'1' = Bit is set		'0' = Bit is clea	ared				
bit 7-6	Unimplemen	ted: Read as '	כ'				
bit 5-1	WDTPS<4:0>	: Watchdog Ti	mer Period Se	elect bits			
	Bit Value = P	rescale Rate					
	00000 = 1:3	2 (Interval 1 m 4 (Interval 2 m	s typ) s typ)				
	00001 = 1:0 00010 = 1:1	28 (Interval 4 r	ns tvp)				
	00011 = 1:2	56 (Interval 8 r	ns typ)				
	00100 = 1:5	12 (Interval 16	ms typ)				
	00101 = 1:1	024 (Interval 3) 048 (Interval 6)	2 ms typ) 4 ms typ)				
	00110 = 1.2 00111 = 1.4	096 (Interval 1)	28 ms tvp)				
	01000 = 1:8	192 (Interval 2	56 ms typ)				
	01001 = 1:1	6384 (Interval	512 ms typ)				
	01010 = 1:3	2768 (Interval	1s typ) 2s typ) (Dees				
	01011 = 1.0 01100 = 1.1	31072 (2 ¹⁷) (In	2s typ) (Rese terval 4s typ)	et value)			
	01101 = 1:2	62144 (2 ¹⁸) (In	iterval 8s typ)				
	01110 = 1:5	24288 (2 ¹⁹) (In	terval 16s typ)			
	01111 = 1:1	048576 (2 ²⁰) (1	nterval 32s ty	p)			
	10000 = 1:2 10001 = 1:4	097152 (2 ⁻¹) (1 194304 (2 ²²) (1	Interval 645 ty	′p) tvp)			
	100001 = 1.4 10010 = 1.8	388608 (2 ²³) (1	nterval 256s	typ)			
				51 /			
	10011 = Res	served. Results	s in minimum	interval (1:32)			
	•						
	•						
	11111 = Res	served. Results	s in minimum	interval (1:32)			
bit 0	SWDTEN: So	ftware Enable/	Disable for W	atchdog Timer	bit		
	If WDTE<1:0>	> = 00:					
	This bit is igno	ored.					
	$\frac{ \text{If WDIE} < 1:0>}{1 - \text{WDT is t}}$	$\geq = 01$:					
	0 = WDT is ti	urned off					
	If WDTE<1:0>	> = 1x:					
	This bit is igno	ored.					

REGISTER 10-1: WDTCON: WATCHDOG TIMER CONTROL REGISTER

11.3 Flash Program Memory Overview

It is important to understand the Flash program memory structure for erase and programming operations. Flash program memory is arranged in rows. A row consists of a fixed number of 14-bit program memory words. A row is the minimum block size that can be erased by user software.

Flash program memory may only be written or erased if the destination address is in a segment of memory that is not write-protected, as defined in bits WRT<1:0> of Configuration Word 2.

After a row has been erased, the user can reprogram all or a portion of this row. Data to be written into the program memory row is written to 14-bit wide data write latches. These write latches are not directly accessible to the user, but may be loaded via sequential writes to the EEDATH:EEDATL register pair.

Note:	If the user wants to modify only a portion
	of a previously programmed row, then the
	contents of the entire row must be read
	and saved in RAM prior to the erase.

The number of data write latches is not equivalent to the number of row locations. During programming, user software will need to fill the set of write latches and initiate a programming operation multiple times in order to fully reprogram an erased row. For example, a device with a row size of 32 words and eight write latches will need to load the write latches with data and initiate a programming operation four times.

The size of a program memory row and the number of program memory write latches may vary by device. See Table 11-1 for details.

TABLE 11-1:FLASH MEMORY
ORGANIZATION BY DEVICE

Device	Erase Block (Row) Size/ Boundary	Number of Write Latches/ Boundary		
PIC16(L)F1824	32 words,	32 words,		
PIC16(L)F1828	EEADRL<4:0>	EEADRL<4:0>		
	= 00000	= 00000		

11.3.1 READING THE FLASH PROGRAM MEMORY

To read a program memory location, the user must:

- 1. Write the Least and Most Significant address bits to the EEADRH:EEADRL register pair.
- 2. Clear the CFGS bit of the EECON1 register.
- 3. Set the EEPGD control bit of the EECON1 register.
- 4. Then, set control bit RD of the EECON1 register.

Once the read control bit is set, the program memory Flash controller will use the second instruction cycle to read the data. This causes the second instruction immediately following the "BSF EECON1, RD" instruction to be ignored. The data is available in the very next cycle, in the EEDATH:EEDATL register pair; therefore, it can be read as two bytes in the following instructions.

EEDATH:EEDATL register pair will hold this value until another read or until it is written to by the user.

- Note 1: The two instructions following a program memory read are required to be NOPS. This prevents the user from executing a two-cycle instruction on the next instruction after the RD bit is set.
 - 2: Flash program memory can be read regardless of the setting of the CP bit.

EXAMPLE 11-5: WRITING TO FLASH PROGRAM MEMORY

; This write routine assumes the following:										
;	; 1. The 16 bytes of data are loaded, starting at the address in DATA_ADDR ; 2. Each word of data to be written is made up of two adjacent bytes in DATA ADDR,									
;	; 2. Each word of data to be written is made up of two adjacent bytes in DATA_ADDR,; stored in little endian format									
;	; stored in little endian format ; 3. A valid starting address (the least significant bits = 000) is loaded in ADDRH:ADDRL									
;	3. A	valid start	ing address (the	least significant bits = 000) is loaded in ADDRH:ADDRL						
	4. AI	JURH and ADD	RL are located 1.	n shared data memory 0x/0 - 0x/F						
'		BCF	INTCON GIE	; Disable ints so required sequences will execute properly						
		BANKSEL	EEADRH	; Bank 3						
		MOVF	ADDRH,W	; Load initial address						
		MOVWF	EEADRH	;						
		MOVF	ADDRL,W	;						
		MOVWF	EEADRL	i						
		MOVLW	LOW DATA_ADDR	; Load initial data address						
		MOVWF	FSROL							
		MOVLW	HIGH DATA_ADDR	; Load initial data address						
		MOVWE	FSRUH	/						
		BSF	EECONI, EEPGD	; Point to program memory ; Not configuration grade						
		BSF	EECON1 WREN	; Enable writes						
		BSF	EECON1.LWLO	; Only Load Write Latches						
LO	OP	201	2200112,21120							
		MOVIW	FSR0++	; Load first data byte into lower						
		MOVWF	EEDATL	;						
		MOVIW	FSR0++	; Load second data byte into upper						
		MOVWF	EEDATH	;						
		MOVF	EEADRL,W	; Check if lower bits of address are '000'						
		XORLW	0x07	; Check if we're on the last of 8 addresses						
		ANDLW		; • This if less of sight orange						
		BIFSC	SIAIUS,Z							
		GOIO	SIARI_WRITE	1						
		MOVIW	55h	; Start of required write sequence:						
		MOVWF	EECON2	; Write 55h						
	- O	MOVLW	0AAh	i						
	enc	MOVWF	EECON2	; Write AAh						
	nba	BSF	EECON1,WR	; Set WR bit to begin write						
	Se Re	NOP		; Any instructions here are ignored as processor						
				; halts to begin write sequence						
		NOP		; Processor will stop here and wait for write to complete.						
				; After write processor continues with 3rd instruction.						
		INCF	EEADRL, F	; Still loading latches Increment address						
		GOTO	LOOP	; Write next latches						
ST	ART_V	VRITE								
		BCF	EECON1,LWLO	; No more loading latches - Actually start Flash program ; memory write						
		MOVLW	55h	; Start of required write sequence:						
	_ 0	MOVWF'	EECON2	; Write 55h						
	irec	MOVME	EECON?	, : Write AAh						
	aue	BSF	EECON1 WR	; Set WR bit to begin write						
	Se R	NOP	,	; Any instructions here are ignored as processor						
				; halts to begin write sequence						
		NOP		; Processor will stop here and wait for write complete.						
	<u> </u>			-						
				; after write processor continues with 3rd instruction						
		BCF	EECON1,WREN	; Disable writes						
		RPL	INTCON, GIE	, Enable interrupts						

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page	
CPSCON0	CPSON	CPSRM	_		CPSRN	G<1:0>	CPSOUT	T0XCS	319	
FVRCON	FVREN	FVRRDY	TSEN	TSRNG	CDAFV	CDAFVR<1:0>		R<1:0> ADFVR<1:0>		141
INLVLA	_	_	INLVLA5	INLVLA4	INLVLA3	INLVLA2	INLVLA1	INLVLA0	123	
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	89	
OPTION_REG	WPUEN	INTEDG	TMR0CS	TMR0SE	PSA		176			
TMR0	Timer0 Module Register								174*	
TRISA	—	—	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	121	

Legend: — = Unimplemented location, read as '0'. Shaded cells are not used by the Timer0 module.

* Page provides register information.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	89
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	90
PIE3	—		CCP4IE	CCP3IE	TMR6IE	—	TMR4IE	—	92
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	93
PIR3	—		CCP4IF	CCP3IF	TMR6IF	—	TMR4IF	—	95
PR2	Timer2 Module Period Register								
PR4	Timer4 Mo	dule Period	Register						189*
PR6	Timer6 Mo	dule Period	Register						189*
T2CON	—		TOUTP	'S<3:0>		TMR2ON	T2CKPS1	T2CKPS0	191
T4CON	—		T4OUTI	PS<3:0>		TMR4ON	T4CKPS1	T4CKPS0	191
T6CON	—		T6OUTI	PS<3:0>		TMR6ON	T6CKPS1	T6CKPS0	191
TMR2	Holding Register for the 8-bit TMR2 Register								189*
TMR4	Holding Re	gister for the	e 8-bit TMR4	4 Register ⁽¹⁾					189*
TMR6	Holding Re	gister for the	e 8-bit TMR	6 Register ⁽¹⁾					189*

TABLE 22-1: SUMMARY OF REGISTERS ASSOCIATED WITH TIMER2/4/6

Legend: — = unimplemented location, read as '0'. Shaded cells are not used for Timer2 module.

* Page provides register information.

R/W-0/0	0 R/W-0/0	R/W-1/1	R/W-0/0	R-0/0	U-0	U-0	R/W-0/0
MDEN	MDOE	MDSLR	MDOPOL	MDOUT		_	MDBIT
bit 7							bit 0
Legend:							
R = Reada	ible bit	W = Writable	bit	U = Unimple	mented bit, read	as '0'	
u = Bit is u	nchanged	x = Bit is unk	nown	-n/n = Value	at POR and BO	R/Value at all c	other Resets
'1' = Bit is	set	'0' = Bit is cle	ared				
bit 7	MDEN: Modu	lator Module E	nable bit				
	1 = Modulato	or module is en	abled and mix	king input sign	als		
	0 = Modulato	or module is dis	sabled and has	s no output			
bit 6	MDOE: Modu	ulator Module F	Pin Output Ena	able bit			
	1 = Modulato	or pin output er	abled				
		or pin output di	sabled				
bit 5	MDSLR: MDO	OUT Pin Slew	Rate Limiting	bit			
	1 = MDOUT	pin slew rate li	miting enabled	d d			
hit 1		odulator Outpu	t Polarity Solo	u vot hit			
DIL 4							
	0 = Modulato	or output signal	is not inverted	d			
bit 3	MDOUT: Mod	dulator Output I	oit				
	Displays the	current output	value of the m	odulator modu	_{lle.} (1)		
bit 2-1	Unimplemen	ted: Read as '	0'				
bit 0	MDBIT: Allow	s software to r	- nanually set m	nodulation sou	rce input to mod	ule ⁽²⁾	
2.00							
Note 1:	The modulated out	tout frequency	can be greate	er and asvnchr	onous from the o	clock that upda	ates this

REGISTER 23-1: MDCON: MODULATION CONTROL REGISTER

register bit, the bit value may not be valid for higher speed modulator or carrier signals.

2: MDBIT must be selected as the modulation source in the MDSRC register for this operation.

25.6.5 I²C MASTER MODE REPEATED START CONDITION TIMING

A Repeated Start condition occurs when the RSEN bit of the SSP1CON2 register is programmed high and the Master state machine is no longer active. When the RSEN bit is set, the SCL pin is asserted low. When the SCL pin is sampled low, the Baud Rate Generator is loaded and begins counting. The SDA pin is released (brought high) for one Baud Rate Generator count (TBRG). When the Baud Rate Generator times out, if SDA is sampled high, the SCL pin will be deasserted (brought high). When SCL is sampled high, the Baud Rate Generator is reloaded and begins counting. SDA and SCL must be sampled high for one TBRG. This action is then followed by assertion of the SDA pin (SDA = 0) for one TBRG while SCL is high. SCL is asserted low. Following this, the RSEN bit of the SSP1CON2 register will be automatically cleared and the Baud Rate Generator will not be reloaded, leaving the SDA pin held low. As soon as a Start condition is detected on the SDA and SCL pins, the S bit of the SSP1STAT register will be set. The SSP1IF bit will not be set until the Baud Rate Generator has timed out.

- Note 1: If RSEN is programmed while any other event is in progress, it will not take effect.
 - **2:** A bus collision during the Repeated Start condition occurs if:
 - SDA is sampled low when SCL goes from low-to-high.
 - SCL goes low before SDA is asserted low. This may indicate that another master is attempting to transmit a data '1'.













26.1.1.4 TSR Status

The TRMT bit of the TXSTA register indicates the status of the TSR register. This is a read-only bit. The TRMT bit is set when the TSR register is empty and is cleared when a character is transferred to the TSR register from the TXREG. The TRMT bit remains clear until all bits have been shifted out of the TSR register. No interrupt logic is tied to this bit, so the user has to poll this bit to determine the TSR status.

Note:	The TSR register is not mapped in data
	memory, so it is not available to the user.

26.1.1.5 Transmitting 9-bit Characters

The EUSART supports 9-bit character transmissions. When the TX9 bit of the TXSTA register is set, the EUSART will shift nine bits out for each character transmitted. The TX9D bit of the TXSTA register is the ninth, and Most Significant, data bit. When transmitting 9-bit data, the TX9D data bit must be written before writing the eight Least Significant bits into the TXREG. All nine bits of data will be transferred to the TSR shift register immediately after the TXREG is written.

A special 9-bit Address mode is available for use with multiple receivers. See **Section 26.1.2.7** "Address **Detection**" for more information on the address mode.

- 26.1.1.6 Asynchronous Transmission Setup:
- 1. Initialize the SPBRGH, SPBRGL register pair and the BRGH and BRG16 bits to achieve the desired baud rate (see Section 26.3 "EUSART Baud Rate Generator (BRG)").
- 2. Enable the asynchronous serial port by clearing the SYNC bit and setting the SPEN bit.
- 3. If 9-bit transmission is desired, set the TX9 control bit. A set ninth data bit will indicate that the eight Least Significant data bits are an address when the receiver is set for address detection.
- 4. Enable the transmission by setting the TXEN control bit. This will cause the TXIF interrupt bit to be set.
- If interrupts are desired, set the TXIE interrupt enable bit of the PIE1 register. An interrupt will occur immediately provided that the GIE and PEIE bits of the INTCON register are also set.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded into the TX9D data bit.
- 7. Load 8-bit data into the TXREG register. This will start the transmission.



FIGURE 26-3: ASYNCHRONOUS TRANSMISSION

FIGURE 26-12:	SYNCHRONOUS RECEPTION (MASTER MODE, SREN)
RX/DT pin TX/CK pin (SCKP = 0)	X bit 0 bit 2 bit 3 bit 4 bit 5 bit 6 bit 7
TX/CK pin (SCKP = 1) Write to bit SREN	
SREN bit	·0'
RCIF bit (Interrupt)	
Note: Timing dia	gram demonstrates Sync Master mode with bit SREN = 1 and bit BRGH = 0.

TABLE 26-8: SUMMARY OF REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER RECEPTION RECEPTION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
APFCON0	RXDTSEL	SDOSEL ⁽¹⁾	SSSEL ⁽¹⁾		T1GSEL	TXCKSEL			117
BAUDCON	ABDOVF	RCIDL	-	SCKP	BRG16	_	WUE	ABDEN	296
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	89
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	90
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	93
RCREG			EUS	SART Receiv	e Data Regis	ster			290*
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	295
SPBRGL	BRG7	BRG6	BRG5	BRG4	BRG3	BRG2	BRG1	BRG0	297*
SPBRGH	BRG15	BRG14	BRG13	BRG12	BRG11	BRG10	BRG9	BRG8	297*
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	294

Legend: — = unimplemented location, read as '0'. Shaded cells are not used for synchronous master reception. * Page provides register information.

Note 1: PIC16(L)F1824 only.

FIGURE 27-2: CAPACITIVE SENSING OSCILLATOR BLOCK DIAGRAM



DECFSZ	Decrement f, Skip if 0
Syntax:	[label] DECFSZ f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	(f) - 1 \rightarrow (destination); skip if result = 0
Status Affected:	None
Description:	The contents of register 'f' are decre- mented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'. If the result is '1', the next instruction is executed. If the result is '0', then a NOP is executed instead, making it a 2-cycle instruction.

GOTO	Unconditional Branch
Syntax:	[<i>label</i>] GOTO k
Operands:	$0 \leq k \leq 2047$
Operation:	$k \rightarrow PC<10:0>$ PCLATH<4:3> \rightarrow PC<12:11>
Status Affected:	None
Description:	GOTO is an unconditional branch. The 11-bit immediate value is loaded into PC bits <10:0>. The upper bits of PC are loaded from PCLATH<4:3>. GOTO is a 2-cycle instruction.

INCFSZ	Increment f, Skip if 0
Syntax:	[label] INCFSZ f,d
Operands:	$\begin{array}{l} 0\leq f\leq 127\\ d\in [0,1] \end{array}$
Operation:	(f) + 1 \rightarrow (destination), skip if result = 0
Status Affected:	None
Description:	The contents of register 'f' are incre- mented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'. If the result is '1', the next instruction is executed. If the result is '0', a NOP is executed instead, making it a 2-cycle instruction.

IORLW	Inclusive OR literal with W
Syntax:	[<i>label</i>] IORLW k
Operands:	$0 \le k \le 255$
Operation:	(W) .OR. $k \rightarrow$ (W)
Status Affected:	Z
Description:	The contents of the W register are OR'ed with the 8-bit literal 'k'. The result is placed in the W register.

INCF	Increment f
Syntax:	[label] INCF f,d
Operands:	$\begin{array}{l} 0\leq f\leq 127\\ d\in [0,1] \end{array}$
Operation:	(f) + 1 \rightarrow (destination)
Status Affected:	Z
Description:	The contents of register 'f' are incre- mented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.

IORWF	Inclusive OR W with f
Syntax:	[<i>label</i>] IORWF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	(W) .OR. (f) \rightarrow (destination)
Status Affected:	Z
Description:	Inclusive OR the W register with regis- ter 'f'. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.



FIGURE 30-4: POR AND POR REARM WITH SLOW RISING VDD









Note 1: If the A/D clock source is selected as RC, a time of TCY is added before the A/D clock starts. This allows the SLEEP instruction to be executed.



FIGURE 31-10: IDD MAXIMUM, EC OSCILLATOR, MEDIUM-POWER MODE,





FIGURE 31-17: IDD TYPICAL, HFINTOSC MODE, PIC16F1824/8 ONLY



FIGURE 31-18: IDD MAXIMUM, HFINTOSC MODE, PIC16F1824/8 ONLY













