




Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.


### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                                                   |
|----------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Active                                                                                                                                                            |
| Core Processor             | PIC                                                                                                                                                               |
| Core Size                  | 8-Bit                                                                                                                                                             |
| Speed                      | 32MHz                                                                                                                                                             |
| Connectivity               | I <sup>2</sup> C, SPI, UART/USART                                                                                                                                 |
| Peripherals                | Brown-out Detect/Reset, POR, PWM, WDT                                                                                                                             |
| Number of I/O              | 17                                                                                                                                                                |
| Program Memory Size        | 7KB (4K x 14)                                                                                                                                                     |
| Program Memory Type        | FLASH                                                                                                                                                             |
| EEPROM Size                | 256 x 8                                                                                                                                                           |
| RAM Size                   | 256 x 8                                                                                                                                                           |
| Voltage - Supply (Vcc/Vdd) | 1.8V ~ 5.5V                                                                                                                                                       |
| Data Converters            | A/D 12x10b                                                                                                                                                        |
| Oscillator Type            | Internal                                                                                                                                                          |
| Operating Temperature      | -40°C ~ 85°C (TA)                                                                                                                                                 |
| Mounting Type              | Surface Mount                                                                                                                                                     |
| Package / Case             | 20-VQFN Exposed Pad                                                                                                                                               |
| Supplier Device Package    | 20-QFN (4x4)                                                                                                                                                      |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/microchip-technology/pic16f1828-i-ml">https://www.e-xfl.com/product-detail/microchip-technology/pic16f1828-i-ml</a> |


**FIGURE 1: 14-PIN DIAGRAM FOR PIC16(L)F1824**

PDIP, SOIC, TSSOP



**FIGURE 2: 16-PIN DIAGRAM FOR PIC16(L)F1824**

QFN, UQFN



## REGISTER 10-1: WDTCON: WATCHDOG TIMER CONTROL REGISTER

| U-0   | U-0 | R/W-0/0 | R/W-1/1 | R/W-0/0 | R/W-1/1 | R/W-1/1 | R/W-0/0 |
|-------|-----|---------|---------|---------|---------|---------|---------|
| —     | —   | WDTPS4  | WDTPS3  | WDTPS2  | WDTPS1  | WDTPS0  | SWDTEN  |
| bit 7 |     |         |         |         |         |         | bit 0   |

### Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

u = Bit is unchanged

x = Bit is unknown

-m/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set

'0' = Bit is cleared

bit 7-6 **Unimplemented:** Read as '0'

bit 5-1 **WDTPS<4:0>:** Watchdog Timer Period Select bits

Bit Value = Prescale Rate

00000 = 1:32 (Interval 1 ms typ)

00001 = 1:64 (Interval 2 ms typ)

00010 = 1:128 (Interval 4 ms typ)

00011 = 1:256 (Interval 8 ms typ)

00100 = 1:512 (Interval 16 ms typ)

00101 = 1:1024 (Interval 32 ms typ)

00110 = 1:2048 (Interval 64 ms typ)

00111 = 1:4096 (Interval 128 ms typ)

01000 = 1:8192 (Interval 256 ms typ)

01001 = 1:16384 (Interval 512 ms typ)

01010 = 1:32768 (Interval 1s typ)

01011 = 1:65536 (Interval 2s typ) (Reset value)

01100 = 1:131072 ( $2^{17}$ ) (Interval 4s typ)

01101 = 1:262144 ( $2^{18}$ ) (Interval 8s typ)

01110 = 1:524288 ( $2^{19}$ ) (Interval 16s typ)

01111 = 1:1048576 ( $2^{20}$ ) (Interval 32s typ)

10000 = 1:2097152 ( $2^{21}$ ) (Interval 64s typ)

10001 = 1:4194304 ( $2^{22}$ ) (Interval 128s typ)

10010 = 1:8388608 ( $2^{23}$ ) (Interval 256s typ)

10011 = Reserved. Results in minimum interval (1:32)

•  
•  
•

11111 = Reserved. Results in minimum interval (1:32)

bit 0 **SWDTEN:** Software Enable/Disable for Watchdog Timer bit

If WDTE<1:0> = 00:

This bit is ignored.

If WDTE<1:0> = 01:

1 = WDT is turned on

0 = WDT is turned off

If WDTE<1:0> = 1x:

This bit is ignored.

## 11.3 Flash Program Memory Overview

It is important to understand the Flash program memory structure for erase and programming operations. Flash program memory is arranged in rows. A row consists of a fixed number of 14-bit program memory words. A row is the minimum block size that can be erased by user software.

Flash program memory may only be written or erased if the destination address is in a segment of memory that is not write-protected, as defined in bits WRT<1:0> of Configuration Word 2.

After a row has been erased, the user can reprogram all or a portion of this row. Data to be written into the program memory row is written to 14-bit wide data write latches. These write latches are not directly accessible to the user, but may be loaded via sequential writes to the EEDATH:EEDATL register pair.

**Note:** If the user wants to modify only a portion of a previously programmed row, then the contents of the entire row must be read and saved in RAM prior to the erase.

The number of data write latches is not equivalent to the number of row locations. During programming, user software will need to fill the set of write latches and initiate a programming operation multiple times in order to fully reprogram an erased row. For example, a device with a row size of 32 words and eight write latches will need to load the write latches with data and initiate a programming operation four times.

The size of a program memory row and the number of program memory write latches may vary by device. See Table 11-1 for details.

**TABLE 11-1: FLASH MEMORY ORGANIZATION BY DEVICE**

| Device                         | Erase Block (Row) Size/<br>Boundary | Number of Write Latches/<br>Boundary |
|--------------------------------|-------------------------------------|--------------------------------------|
| PIC16(L)F1824<br>PIC16(L)F1828 | 32 words,<br>EEADRL<4:0><br>= 00000 | 32 words,<br>EEADRL<4:0><br>= 00000  |

### 11.3.1 READING THE FLASH PROGRAM MEMORY

To read a program memory location, the user must:

1. Write the Least and Most Significant address bits to the EEADRH:EEADRL register pair.
2. Clear the CFGS bit of the EECON1 register.
3. Set the EEPGD control bit of the EECON1 register.
4. Then, set control bit RD of the EECON1 register.

Once the read control bit is set, the program memory Flash controller will use the second instruction cycle to read the data. This causes the second instruction immediately following the "BSF EECON1, RD" instruction to be ignored. The data is available in the very next cycle, in the EEDATH:EEDATL register pair; therefore, it can be read as two bytes in the following instructions.

EEDATH:EEDATL register pair will hold this value until another read or until it is written to by the user.

**Note 1:** The two instructions following a program memory read are required to be NOPs. This prevents the user from executing a two-cycle instruction on the next instruction after the RD bit is set.

- 2: Flash program memory can be read regardless of the setting of the  $\overline{CP}$  bit.

# PIC16(L)F1824/8

## EXAMPLE 11-5: WRITING TO FLASH PROGRAM MEMORY

```
; This write routine assumes the following:
; 1. The 16 bytes of data are loaded, starting at the address in DATA_ADDR
; 2. Each word of data to be written is made up of two adjacent bytes in DATA_ADDR,
;    stored in little endian format
; 3. A valid starting address (the least significant bits = 000) is loaded in ADDRH:ADDRL
; 4. ADDRH and ADDRL are located in shared data memory 0x70 - 0x7F
;
;
; BCF      INTCON,GIE      ; Disable ints so required sequences will execute properly
; BANKSEL  EEADRH          ; Bank 3
; MOVF     ADDRH,W         ; Load initial address
; MOVWF    EEADRH          ;
; MOVF     ADDRL,W         ;
; MOVWF    EEADRL         ;
; MOVLW    LOW DATA_ADDR  ; Load initial data address
; MOVWF    FSR0L           ;
; MOVLW    HIGH DATA_ADDR ; Load initial data address
; MOVWF    FSR0H           ;
; BSF      EECON1,EEPGD    ; Point to program memory
; BCF      EECON1,CFGSR    ; Not configuration space
; BSF      EECON1,WREN     ; Enable writes
; BSF      EECON1,LWLO     ; Only Load Write Latches
;
; LOOP
; MOVIW    FSR0++          ; Load first data byte into lower
; MOVWF    EEDATL          ;
; MOVIW    FSR0++          ; Load second data byte into upper
; MOVWF    EEDATH          ;
;
; MOVF     EEADRL,W        ; Check if lower bits of address are '000'
; XORLW    0x07            ; Check if we're on the last of 8 addresses
; ANDLW    0x07            ;
; BTFSC    STATUS,Z        ; Exit if last of eight words,
; GOTO     START_WRITE     ;
;
; Required Sequence
; MOVLW    55h              ; Start of required write sequence:
; MOVWF    EECON2            ; Write 55h
; MOVLW    0AAh             ;
; MOVWF    EECON2            ; Write AAh
; BSF      EECON1,WR         ; Set WR bit to begin write
; NOP                      ; Any instructions here are ignored as processor
;                               ; halts to begin write sequence
; NOP                      ; Processor will stop here and wait for write to complete.
;                               ; After write processor continues with 3rd instruction.
;
; INCF     EEADRL,F         ; Still loading latches Increment address
; GOTO     LOOP             ; Write next latches
;
; START_WRITE
; BCF      EECON1,LWLO      ; No more loading latches - Actually start Flash program
;                               ; memory write
;
; Required Sequence
; MOVLW    55h              ; Start of required write sequence:
; MOVWF    EECON2            ; Write 55h
; MOVLW    0AAh             ;
; MOVWF    EECON2            ; Write AAh
; BSF      EECON1,WR         ; Set WR bit to begin write
; NOP                      ; Any instructions here are ignored as processor
;                               ; halts to begin write sequence
; NOP                      ; Processor will stop here and wait for write complete.
;                               ; after write processor continues with 3rd instruction
; BCF      EECON1,WREN      ; Disable writes
; BSF      INTCON,GIE       ; Enable interrupts
```

**TABLE 20-1: SUMMARY OF REGISTERS ASSOCIATED WITH TIMER0**

| Name       | Bit 7                  | Bit 6  | Bit 5   | Bit 4   | Bit 3       | Bit 2   | Bit 1      | Bit 0   | Register on Page |
|------------|------------------------|--------|---------|---------|-------------|---------|------------|---------|------------------|
| CPSCON0    | CPSON                  | CPSRM  | —       | —       | CPSRNG<1:0> |         | CPSOUT     | T0XCS   | 319              |
| FVRCON     | FVREN                  | FVRRDY | TSEN    | TSRNG   | CDAFVR<1:0> |         | ADFVR<1:0> |         | 141              |
| INLVLA     | —                      | —      | INLVLA5 | INLVLA4 | INLVLA3     | INLVLA2 | INLVLA1    | INLVLA0 | 123              |
| INTCON     | GIE                    | PEIE   | TMR0IE  | INTE    | IOCIE       | TMR0IF  | INTF       | IOCIF   | 89               |
| OPTION_REG | WPUEN                  | INTEDG | TMR0CS  | TMR0SE  | PSA         | PS<2:0> |            |         | 176              |
| TMR0       | Timer0 Module Register |        |         |         |             |         |            |         | 174*             |
| TRISA      | —                      | —      | TRISA5  | TRISA4  | TRISA3      | TRISA2  | TRISA1     | TRISA0  | 121              |

**Legend:** — = Unimplemented location, read as '0'. Shaded cells are not used by the Timer0 module.

\* Page provides register information.

# PIC16(L)F1824/8

**TABLE 22-1: SUMMARY OF REGISTERS ASSOCIATED WITH TIMER2/4/6**

| Name   | Bit 7                                                       | Bit 6        | Bit 5  | Bit 4  | Bit 3  | Bit 2  | Bit 1   | Bit 0   | Register on Page |
|--------|-------------------------------------------------------------|--------------|--------|--------|--------|--------|---------|---------|------------------|
| INTCON | GIE                                                         | PEIE         | TMR0IE | INTE   | IOCIE  | TMR0IF | INTF    | IOCIF   | 89               |
| PIE1   | TMR1GIE                                                     | ADIE         | RCIE   | TXIE   | SSP1IE | CCP1IE | TMR2IE  | TMR1IE  | 90               |
| PIE3   | —                                                           | —            | CCP4IE | CCP3IE | TMR6IE | —      | TMR4IE  | —       | 92               |
| PIR1   | TMR1GIF                                                     | ADIF         | RCIF   | TXIF   | SSP1IF | CCP1IF | TMR2IF  | TMR1IF  | 93               |
| PIR3   | —                                                           | —            | CCP4IF | CCP3IF | TMR6IF | —      | TMR4IF  | —       | 95               |
| PR2    | Timer2 Module Period Register                               |              |        |        |        |        |         |         | 189*             |
| PR4    | Timer4 Module Period Register                               |              |        |        |        |        |         |         | 189*             |
| PR6    | Timer6 Module Period Register                               |              |        |        |        |        |         |         | 189*             |
| T2CON  | —                                                           | TOUTPS<3:0>  |        |        |        | TMR2ON | T2CKPS1 | T2CKPS0 | 191              |
| T4CON  | —                                                           | T4OUTPS<3:0> |        |        |        | TMR4ON | T4CKPS1 | T4CKPS0 | 191              |
| T6CON  | —                                                           | T6OUTPS<3:0> |        |        |        | TMR6ON | T6CKPS1 | T6CKPS0 | 191              |
| TMR2   | Holding Register for the 8-bit TMR2 Register                |              |        |        |        |        |         |         | 189*             |
| TMR4   | Holding Register for the 8-bit TMR4 Register <sup>(1)</sup> |              |        |        |        |        |         |         | 189*             |
| TMR6   | Holding Register for the 8-bit TMR6 Register <sup>(1)</sup> |              |        |        |        |        |         |         | 189*             |

**Legend:** — = unimplemented location, read as '0'. Shaded cells are not used for Timer2 module.

\* Page provides register information.

# PIC16(L)F1824/8

## REGISTER 23-1: MDCON: MODULATION CONTROL REGISTER

|         |         |         |         |       |     |     |         |
|---------|---------|---------|---------|-------|-----|-----|---------|
| R/W-0/0 | R/W-0/0 | R/W-1/1 | R/W-0/0 | R-0/0 | U-0 | U-0 | R/W-0/0 |
| MDEN    | MDOE    | MDSLR   | MDOPOL  | MDOUT | —   | —   | MDBIT   |
| bit 7   |         |         |         |       |     |     | bit 0   |

### Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

u = Bit is unchanged

x = Bit is unknown

-n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set

'0' = Bit is cleared


- bit 7      **MDEN:** Modulator Module Enable bit  
1 = Modulator module is enabled and mixing input signals  
0 = Modulator module is disabled and has no output
- bit 6      **MDOE:** Modulator Module Pin Output Enable bit  
1 = Modulator pin output enabled  
0 = Modulator pin output disabled
- bit 5      **MDSLR:** MDOUT Pin Slew Rate Limiting bit  
1 = MDOUT pin slew rate limiting enabled  
0 = MDOUT pin slew rate limiting disabled
- bit 4      **MDOPOL:** Modulator Output Polarity Select bit  
1 = Modulator output signal is inverted  
0 = Modulator output signal is not inverted
- bit 3      **MDOUT:** Modulator Output bit  
Displays the current output value of the modulator module.<sup>(1)</sup>
- bit 2-1    **Unimplemented:** Read as '0'
- bit 0      **MDBIT:** Allows software to manually set modulation source input to module<sup>(2)</sup>

**Note 1:** The modulated output frequency can be greater and asynchronous from the clock that updates this register bit, the bit value may not be valid for higher speed modulator or carrier signals.


**2:** MDBIT must be selected as the modulation source in the MDSRC register for this operation.




**FIGURE 25-28: I<sup>2</sup>C MASTER MODE WAVEFORM (TRANSMISSION, 7 OR 10-BIT ADDRESS)**



**FIGURE 25-36: BUS COLLISION DURING A REPEATED START CONDITION (CASE 1)**



**FIGURE 25-37: BUS COLLISION DURING REPEATED START CONDITION (CASE 2)**



# PIC16(L)F1824/8

## 26.1.1.4 TSR Status

The TRMT bit of the TXSTA register indicates the status of the TSR register. This is a read-only bit. The TRMT bit is set when the TSR register is empty and is cleared when a character is transferred to the TSR register from the TXREG. The TRMT bit remains clear until all bits have been shifted out of the TSR register. No interrupt logic is tied to this bit, so the user has to poll this bit to determine the TSR status.

**Note:** The TSR register is not mapped in data memory, so it is not available to the user.

## 26.1.1.5 Transmitting 9-bit Characters


The EUSART supports 9-bit character transmissions. When the TX9 bit of the TXSTA register is set, the EUSART will shift nine bits out for each character transmitted. The TX9D bit of the TXSTA register is the ninth, and Most Significant, data bit. When transmitting 9-bit data, the TX9D data bit must be written before writing the eight Least Significant bits into the TXREG. All nine bits of data will be transferred to the TSR shift register immediately after the TXREG is written.

A special 9-bit Address mode is available for use with multiple receivers. See **Section 26.1.2.7 “Address Detection”** for more information on the address mode.


## 26.1.1.6 Asynchronous Transmission Setup:

1. Initialize the SPBRGH, SPBRGL register pair and the BRGH and BRG16 bits to achieve the desired baud rate (see **Section 26.3 “EUSART Baud Rate Generator (BRG)”**).
2. Enable the asynchronous serial port by clearing the SYNC bit and setting the SPEN bit.
3. If 9-bit transmission is desired, set the TX9 control bit. A set ninth data bit will indicate that the eight Least Significant data bits are an address when the receiver is set for address detection.
4. Enable the transmission by setting the TXEN control bit. This will cause the TXIF interrupt bit to be set.
5. If interrupts are desired, set the TXIE interrupt enable bit of the PIE1 register. An interrupt will occur immediately provided that the GIE and PEIE bits of the INTCON register are also set.
6. If 9-bit transmission is selected, the ninth bit should be loaded into the TX9D data bit.
7. Load 8-bit data into the TXREG register. This will start the transmission.

**FIGURE 26-3: ASYNCHRONOUS TRANSMISSION**



**FIGURE 26-12: SYNCHRONOUS RECEPTION (MASTER MODE, SREN)**



**TABLE 26-8: SUMMARY OF REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER RECEPTION**


| Name    | Bit 7                        | Bit 6                 | Bit 5                | Bit 4 | Bit 3  | Bit 2   | Bit 1  | Bit 0  | Register on Page |
|---------|------------------------------|-----------------------|----------------------|-------|--------|---------|--------|--------|------------------|
| APFCON0 | RXDTSEL                      | SDOSEL <sup>(1)</sup> | SSSEL <sup>(1)</sup> | —     | T1GSEL | TXCKSEL | —      | —      | 117              |
| BAUDCON | ABDOVF                       | RCIDL                 | —                    | SCKP  | BRG16  | —       | WUE    | ABDEN  | 296              |
| INTCON  | GIE                          | PEIE                  | TMR0IE               | INTE  | IOCIE  | TMR0IF  | INTF   | IOCIF  | 89               |
| PIE1    | TMR1GIE                      | ADIE                  | RCIE                 | TXIE  | SSP1IE | CCP1IE  | TMR2IE | TMR1IE | 90               |
| PIR1    | TMR1GIF                      | ADIF                  | RCIF                 | TXIF  | SSP1IF | CCP1IF  | TMR2IF | TMR1IF | 93               |
| RCREG   | EUSART Receive Data Register |                       |                      |       |        |         |        |        | 290*             |
| RCSTA   | SPEN                         | RX9                   | SREN                 | CREN  | ADDEN  | FERR    | OERR   | RX9D   | 295              |
| SPBRGL  | BRG7                         | BRG6                  | BRG5                 | BRG4  | BRG3   | BRG2    | BRG1   | BRG0   | 297*             |
| SPBRGH  | BRG15                        | BRG14                 | BRG13                | BRG12 | BRG11  | BRG10   | BRG9   | BRG8   | 297*             |
| TXSTA   | CSRC                         | TX9                   | TXEN                 | SYNC  | SENDB  | BRGH    | TRMT   | TX9D   | 294              |

**Legend:** — = unimplemented location, read as '0'. Shaded cells are not used for synchronous master reception.

\* Page provides register information.

**Note 1:** PIC16(L)F1824 only.

**FIGURE 27-2: CAPACITIVE SENSING OSCILLATOR BLOCK DIAGRAM**



## DECFSZ Decrement f, Skip if 0

|                  |                                                                                                                                                                                                                                                                                                               |
|------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Syntax:          | [ <i>label</i> ] DECFSZ f,d                                                                                                                                                                                                                                                                                   |
| Operands:        | $0 \leq f \leq 127$<br>$d \in [0,1]$                                                                                                                                                                                                                                                                          |
| Operation:       | $(f) - 1 \rightarrow (\text{destination});$<br>skip if result = 0                                                                                                                                                                                                                                             |
| Status Affected: | None                                                                                                                                                                                                                                                                                                          |
| Description:     | The contents of register 'f' are decremented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'. If the result is '1', the next instruction is executed. If the result is '0', then a NOP is executed instead, making it a 2-cycle instruction. |

## INCFSZ Increment f, Skip if 0

|                  |                                                                                                                                                                                                                                                                                                          |
|------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Syntax:          | [ <i>label</i> ] INCFSZ f,d                                                                                                                                                                                                                                                                              |
| Operands:        | $0 \leq f \leq 127$<br>$d \in [0,1]$                                                                                                                                                                                                                                                                     |
| Operation:       | $(f) + 1 \rightarrow (\text{destination});$<br>skip if result = 0                                                                                                                                                                                                                                        |
| Status Affected: | None                                                                                                                                                                                                                                                                                                     |
| Description:     | The contents of register 'f' are incremented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'. If the result is '1', the next instruction is executed. If the result is '0', a NOP is executed instead, making it a 2-cycle instruction. |

## GOTO Unconditional Branch

|                  |                                                                                                                                                                             |
|------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Syntax:          | [ <i>label</i> ] GOTO k                                                                                                                                                     |
| Operands:        | $0 \leq k \leq 2047$                                                                                                                                                        |
| Operation:       | $k \rightarrow PC<10:0>$<br>$PCLATH<4:3> \rightarrow PC<12:11>$                                                                                                             |
| Status Affected: | None                                                                                                                                                                        |
| Description:     | GOTO is an unconditional branch. The 11-bit immediate value is loaded into PC bits <10:0>. The upper bits of PC are loaded from PCLATH<4:3>. GOTO is a 2-cycle instruction. |

## IORLW Inclusive OR literal with W

|                  |                                                                                                              |
|------------------|--------------------------------------------------------------------------------------------------------------|
| Syntax:          | [ <i>label</i> ] IORLW k                                                                                     |
| Operands:        | $0 \leq k \leq 255$                                                                                          |
| Operation:       | $(W) .OR. k \rightarrow (W)$                                                                                 |
| Status Affected: | Z                                                                                                            |
| Description:     | The contents of the W register are OR'ed with the 8-bit literal 'k'. The result is placed in the W register. |

## INCF Increment f


|                  |                                                                                                                                                                |
|------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Syntax:          | [ <i>label</i> ] INCF f,d                                                                                                                                      |
| Operands:        | $0 \leq f \leq 127$<br>$d \in [0,1]$                                                                                                                           |
| Operation:       | $(f) + 1 \rightarrow (\text{destination})$                                                                                                                     |
| Status Affected: | Z                                                                                                                                                              |
| Description:     | The contents of register 'f' are incremented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'. |

## IORWF Inclusive OR W with f

|                  |                                                                                                                                                                 |
|------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Syntax:          | [ <i>label</i> ] IORWF f,d                                                                                                                                      |
| Operands:        | $0 \leq f \leq 127$<br>$d \in [0,1]$                                                                                                                            |
| Operation:       | $(W) .OR. (f) \rightarrow (\text{destination})$                                                                                                                 |
| Status Affected: | Z                                                                                                                                                               |
| Description:     | Inclusive OR the W register with register 'f'. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'. |

# PIC16(L)F1824/8

FIGURE 30-4: POR AND POR REARM WITH SLOW RISING  $V_{DD}$



# PIC16(L)F1824/8

FIGURE 30-12: PIC16(L)F1824/8 A/D CONVERSION TIMING (NORMAL MODE)





FIGURE 30-13: PIC16(L)F1824/8 A/D CONVERSION TIMING (SLEEP MODE)



# PIC16(L)F1824/8

FIGURE 31-9: I<sub>DD</sub> TYPICAL, EC OSCILLATOR, MEDIUM-POWER MODE, PIC16F1824/8 ONLY





FIGURE 31-10: I<sub>DD</sub> MAXIMUM, EC OSCILLATOR, MEDIUM-POWER MODE, PIC16F1824/8 ONLY



# PIC16(L)F1824/8

FIGURE 31-17: I<sub>DD</sub> TYPICAL, HFINTOSC MODE, PIC16F1824/8 ONLY







FIGURE 31-18: I<sub>DD</sub> MAXIMUM, HFINTOSC MODE, PIC16F1824/8 ONLY




**FIGURE 31-23: I<sub>PD</sub>, WATCHDOG TIMER (WDT), PIC16LF1824/8 ONLY**



**FIGURE 31-24: I<sub>PD</sub>, WATCHDOG TIMER (WDT), PIC16F1824/8 ONLY**



**FIGURE 31-43:  $V_{OH}$  vs.  $I_{OH}$  OVER TEMPERATURE ( $V_{DD} = 3.0V$ )**



**FIGURE 31-44:  $V_{OL}$  vs.  $I_{OL}$  OVER TEMPERATURE ( $V_{DD} = 3.0V$ )**

