



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	I <sup>2</sup> C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	11
Program Memory Size	7KB (4K x 14)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	16-UQFN Exposed Pad
Supplier Device Package	16-UQFN (4x4)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lf1824-e-jq

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

### FIGURE 3-1: PROGRAM MEMORY MAP AND STACK FOR PIC16(L)F1824/8

CALI	L, CALLW	
Interrup	t, RETFIE	
	Stack Level 0	
	Stack Level 1	
	Stack Level 15	
	Reset Vector	0000h
	Interrupt Vector	0004h
	Dage 0	0005h
On-chip Program	Page 0	07FFh
Memory		0800h
	Page 1	0FFFh
	Rollover to Page 0	1000h
	Tonover to r age o	
	•	
	•	
	Rollover to Page 1	7FFFh
		J

### 3.1.1 READING PROGRAM MEMORY AS DATA

There are two methods of accessing constants in program memory. The first method is to use tables of RETLW instructions. The second method is to set an FSR to point to the program memory.

#### 3.1.1.1 RETLW Instruction

The RETLW instruction can be used to provide access to tables of constants. The recommended way to create such a table is shown in Example 3-1.

EXAMPLE 3-1:	RETLW INSTRUCTION

;Add Index in W to
;program counter to
;select data
;Index0 data
;Index1 data
DEX
IN W

The BRW instruction makes this type of table very simple to implement. If your code must remain portable with previous generations of microcontrollers, then the BRW instruction is not available so the older table read method must be used.

### TABLE 3-8:PIC16(L)F1824/8 MEMORY<br/>MAP, BANK 31

	Bank 31	
FA0h		
	Unimplemented Read as '0'	
FE3h		
FE4h	STATUS_SHAD	
FE5h	WREG_SHAD	
FE6h	BSR_SHAD	
FE7h	PCLATH_SHAD	
FE8h	FSR0L_SHAD	
FE9h	FSR0H_SHAD	
FEAh	FSR1L_SHAD	
FEBh	FSR1H_SHAD	
FECh	—	
FEDh	STKPTR	
FEEh	TOSL	
FEFh	TOSH	
Legend:	= Unimplemented da read as '0'.	ta memory locations,

### 3.2.6 SPECIAL FUNCTION REGISTERS SUMMARY

The Special Function Register Summary for the device family are as follows:

Device	Bank(s)	Page No.
	0	29
	1	30
	2	31
	3	32
	4	33
PIC16(L)F1824	5	34
11010(E)11020	6	35
	7	36
	8	37
	9-30	38
	31	39

-		-				· · · ·						
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value o POR, BO	n )R	Value on all other Resets
Bank 31												
F80h <sup>(1)</sup>	INDF0	Addressing tl (not a physic	Addressing this location uses contents of FSR0H/FSR0L to address data memory (not a physical register)									
F81h <sup>(1)</sup>	INDF1	Addressing tl (not a physic	nis location us al register)	es contents of	FSR1H/FSR1	L to address	data memory	/		XXXX XX	xx	xxxx xxxx
F82h <sup>(1)</sup>	PCL	Program Cou	inter (PC) Lea	st Significant E	Byte					0000 00	00	0000 0000
F83h <sup>(1)</sup>	STATUS	_	_	_	TO	PD	Z	DC	С	1 10	00	q quuu
F84h <sup>(1)</sup>	FSR0L	Indirect Data	Memory Addr	ess 0 Low Poi	nter					0000 00	00	uuuu uuuu
F85h <sup>(1)</sup>	FSR0H	Indirect Data	Memory Addr	ess 0 High Po	inter					0000 00	00	0000 0000
F86h <sup>(1)</sup>	FSR1L	Indirect Data	Memory Addr	ess 1 Low Poi	nter					0000 00	00	uuuu uuuu
F87h <sup>(1)</sup>	FSR1H	Indirect Data	Memory Addr	ess 1 High Po	inter					0000 00	00	0000 0000
F88h <sup>(1)</sup>	BSR	_		_			BSR<4:0>			0 00	00	0 0000
F89h <sup>(1)</sup>	WREG	Working Reg	ister							0000 00	00	uuuu uuuu
F8Ah <sup>(1)</sup>	PCLATH	_	Write Buffer	for the upper 7	bits of the Pro	ogram Counte	r			-000 00	00	-000 0000
F8Bh <sup>(1)</sup>	INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	0000 00	0x	0000 000u
F8Ch	_	Unimplement	ted							_		_
 FE3h												
FE4h	STATUS_ SHAD	-	_	-	_	_	Z	DC	С	x	xx	uuu
FE5h	WREG_ SHAD	Working Reg	ister Shadow							0000 00	00	uuuu uuuu
FE6h	BSR_ SHAD	-	_	_	Bank Select	Register Sha	dow			x xx	xx	u uuuu
FE7h	PCLATH_ SHAD	_	Program Cou	unter Latch Hig	h Register Sh	adow				-xxx xx	xx	uuuu uuuu
FE8h	FSR0L_ SHAD	Indirect Data	Memory Addr	ess 0 Low Poi	nter Shadow					XXXX XX	xx	uuuu uuuu
FE9h	FSR0H_ SHAD	Indirect Data	Memory Addr	ess 0 High Po	inter Shadow					XXXX XX	xx	uuuu uuuu
FEAh	FSR1L_ SHAD	Indirect Data	Memory Addr	ess 1 Low Poi	nter Shadow					XXXX XX	xx	uuuu uuuu
FEBh	FSR1H_ SHAD	Indirect Data	Memory Addr	ess 1 High Po	inter Shadow					XXXX XX	xx	uuuu uuuu
FECh	—	Unimplement	ted							_		_
FEDh	STKPTR	—	_	_	Current Stac	k pointer				1 11	11	1 1111
FEEh	TOSL	Top-of-Stack	Low byte							xxxx xx	xx	uuuu uuuu
FEFh	TOSH	—	Top-of-Stack	High byte						-xxx xx	xx	-uuu uuuu

#### SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED) **TABLE 3-9:**

x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, r = reserved. Shaded locations are unimplemented, read as '0'. Legend:

Note 1: These registers can be addressed from any bank.

2: PIC16(L)F1828 only.

3: PIC16(L)F1824 only.

4: Unimplemented, read as '1'.

### 11.3 Flash Program Memory Overview

It is important to understand the Flash program memory structure for erase and programming operations. Flash program memory is arranged in rows. A row consists of a fixed number of 14-bit program memory words. A row is the minimum block size that can be erased by user software.

Flash program memory may only be written or erased if the destination address is in a segment of memory that is not write-protected, as defined in bits WRT<1:0> of Configuration Word 2.

After a row has been erased, the user can reprogram all or a portion of this row. Data to be written into the program memory row is written to 14-bit wide data write latches. These write latches are not directly accessible to the user, but may be loaded via sequential writes to the EEDATH:EEDATL register pair.

Note:	If the user wants to modify only a portion				
	of a previously programmed row, then the				
contents of the entire row must be					
	and saved in RAM prior to the erase.				

The number of data write latches is not equivalent to the number of row locations. During programming, user software will need to fill the set of write latches and initiate a programming operation multiple times in order to fully reprogram an erased row. For example, a device with a row size of 32 words and eight write latches will need to load the write latches with data and initiate a programming operation four times.

The size of a program memory row and the number of program memory write latches may vary by device. See Table 11-1 for details.

### TABLE 11-1:FLASH MEMORY<br/>ORGANIZATION BY DEVICE

Device	Erase Block (Row) Size/ Boundary	Number of Write Latches/ Boundary
PIC16(L)F1824	32 words,	32 words,
PIC16(L)F1828	EEADRL<4:0>	EEADRL<4:0>
	= 00000	= 00000

### 11.3.1 READING THE FLASH PROGRAM MEMORY

To read a program memory location, the user must:

- 1. Write the Least and Most Significant address bits to the EEADRH:EEADRL register pair.
- 2. Clear the CFGS bit of the EECON1 register.
- 3. Set the EEPGD control bit of the EECON1 register.
- 4. Then, set control bit RD of the EECON1 register.

Once the read control bit is set, the program memory Flash controller will use the second instruction cycle to read the data. This causes the second instruction immediately following the "BSF EECON1, RD" instruction to be ignored. The data is available in the very next cycle, in the EEDATH:EEDATL register pair; therefore, it can be read as two bytes in the following instructions.

EEDATH:EEDATL register pair will hold this value until another read or until it is written to by the user.

- Note 1: The two instructions following a program memory read are required to be NOPS. This prevents the user from executing a two-cycle instruction on the next instruction after the RD bit is set.
  - 2: Flash program memory can be read regardless of the setting of the CP bit.

#### 11.6 Write Verify

Depending on the application, good programming practice may dictate that the value written to the data EEPROM or program memory should be verified (see Example 11-6) to the desired value to be written. Example 11-6 shows how to verify a write to EEPROM.

#### EXAMPLE 11-6: EEPROM WRITE VERIFY

BANKSEI	EEDATL	;
MOVF	EEDATL, W	;EEDATL not changed
		;from previous write
BSF	EECON1, RD	;YES, Read the
		;value written
XORWF	EEDATL, W	;
BTFSS	STATUS, Z	;Is data the same
GOTO	WRITE_ERR	;No, handle error
:		;Yes, continue

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELB	—	—	ANSB5	ANSB4	_	_	_	_	128
INLVLB	INLVLB7	INLVLB6	INLVLB5	INLVLB4	_	—	_	—	128
LATB	LATB7	LATB6	LATB5	LATB4	_	—	_	—	127
PORTB	RB7	RB6	RB5	RB4	_	—	_	—	127
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	_	—	_	—	127
WPUB	WPUB7	WPUB6	WPUB5	WPUB4	_	_	_	_	128

 TABLE 12-3:
 SUMMARY OF REGISTERS ASSOCIATED WITH PORTB<sup>(1)</sup>

Legend: x = unknown, u = unchanged, - = unimplemented locations, read as '0'. Shaded cells are not used by PORTB. Note 1: PIC16(L)F1828 only.

### 18.0 SR LATCH

The module consists of a single SR latch with multiple Set and Reset inputs as well as separate latch outputs. The SR latch module includes the following features:

- · Programmable input selection
- SR latch output is available externally
- Separate Q and  $\overline{Q}$  outputs
- · Firmware Set and Reset

The SR latch can be used in a variety of analog applications, including oscillator circuits, one-shot circuit, hysteretic controllers, and analog timing applications.

### 18.1 Latch Operation

The latch is a Set-Reset latch that does not depend on a clock source. Each of the Set and Reset inputs are active-high. The latch can be Set or Reset by:

- Software control (SRPS and SRPR bits)
- Comparator C1 output (sync\_C1OUT)
- Comparator C2 output (sync\_C2OUT)
- SRI pin
- Programmable clock (SRCLK)

The SRPS and the SRPR bits of the SRCON0 register may be used to Set or Reset the SR latch, respectively. The latch is Reset-dominant. Therefore, if both Set and Reset inputs are high, the latch will go to the Reset state. Both the SRPS and SRPR bits are self resetting which means that a single write to either of the bits is all that is necessary to complete a latch Set or Reset operation.

The output from Comparator C1 or C2 can be used as the Set or Reset inputs of the SR latch. The output of either Comparator can be synchronized to the Timer1 clock source. See Section 19.0 "Comparator Module" and Section 21.0 "Timer1 Module with Gate Control" for more information.

An external source on the SRI pin can be used as the Set or Reset inputs of the SR latch.

An internal clock source is available that can periodically set or reset the SR latch. The SRCLK<2:0> bits in the SRCON0 register are used to select the clock source period. The SRSCKE and SRRCKE bits of the SRCON1 register enable the clock source to Set or Reset the SR latch, respectively.

#### 18.2 Latch Output

The SRQEN and SRNQEN bits of the SRCON0 register control the Q and  $\overline{Q}$  latch outputs. Both of the SR latch outputs may be directly output to an I/O pin at the same time.

The applicable TRIS bit of the corresponding port must be cleared to enable the port pin output driver.

#### 18.3 Effects of a Reset

Upon any device Reset, the SR latch output is not initialized to a known state. The user's firmware is responsible for initializing the latch output before enabling the output pins.

#### 24.3 PWM Overview

Pulse-Width Modulation (PWM) is a scheme that provides power to a load by switching quickly between fully on and fully off states. The PWM signal resembles a square wave where the high portion of the signal is considered the on state and the low portion of the signal is considered the off state. The high portion, also known as the pulse width, can vary in time and is defined in steps. A larger number of steps applied, which lengthens the pulse width, also supplies more power to the load. Lowering the number of steps applied, which shortens the pulse width, supplies less power. The PWM period is defined as the duration of one complete cycle or the total amount of on and off time combined.

PWM resolution defines the maximum number of steps that can be present in a single PWM period. A higher resolution allows for more precise control of the pulse width time and in turn the power that is applied to the load.

The term duty cycle describes the proportion of the on time to the off time and is expressed in percentages, where 0% is fully off and 100% is fully on. A lower duty cycle corresponds to less power applied and a higher duty cycle corresponds to more power applied.

Figure 24-3 shows a typical waveform of the PWM signal.

#### 24.3.1 STANDARD PWM OPERATION

The standard PWM function described in this section is available and identical for CCP modules ECCP1, ECCP2, CCP3 and CCP4.

The standard PWM mode generates a Pulse-Width Modulation (PWM) signal on the CCPx pin with up to 10 bits of resolution. The period, duty cycle, and resolution are controlled by the following registers:

- PRx registers
- TxCON registers
- CCPRxL registers
- CCPxCON registers

Figure 24-4 shows a simplified block diagram of PWM operation.

- Note 1: The corresponding TRIS bit must be cleared to enable the PWM output on the CCPx pin.
  - 2: Clearing the CCPxCON register will relinquish control of the CCPx pin.

#### FIGURE 24-3: CCP PWM OUTPUT SIGNAL





#### SIMPLIFIED PWM BLOCK DIAGRAM



#### 24.4.2.1 Direction Change in Full-Bridge Mode

In the Full-Bridge mode, the PxM1 bit in the CCPxCON register allows users to control the forward/reverse direction. When the application firmware changes this direction control bit, the module will change to the new direction on the next PWM cycle.

A direction change is initiated in software by changing the PxM1 bit of the CCPxCON register. The following sequence occurs four Timer cycles prior to the end of the current PWM period:

- The modulated outputs (PxB and PxD) are placed in their inactive state.
- The associated unmodulated outputs (PxA and PxC) are switched to drive in the opposite direction.
- PWM modulation resumes at the beginning of the next period.

See Figure 24-12 for an illustration of this sequence.

The Full-Bridge mode does not provide dead-band delay. As one output is modulated at a time, dead-band delay is generally not required. There is a situation where dead-band delay is required. This situation occurs when both of the following conditions are true:

- 1. The direction of the PWM output changes when the duty cycle of the output is at or near 100%.
- 2. The turn off time of the power switch, including the power device and driver circuit, is greater than the turn on time.

Figure 24-13 shows an example of the PWM direction changing from forward to reverse, at a near 100% duty cycle. In this example, at time t1, the output PxA and PxD become inactive, while output PxC becomes active. Since the turn off time of the power devices is longer than the turn on time, a shoot-through current will flow through power devices QC and QD (see Figure 24-10) for the duration of 't'. The same phenomenon will occur to power devices QA and QB for PWM direction change from reverse to forward.

If changing PWM direction at high duty cycle is required for an application, two possible solutions for eliminating the shoot-through current are:

- 1. Reduce PWM duty cycle for one PWM period before changing directions.
- 2. Use switch drivers that can drive the switches off faster than they can drive them on.

Other options to prevent shoot-through current may exist.

#### FIGURE 24-12: EXAMPLE OF PWM DIRECTION CHANGE



**2:** When changing directions, the PxA and PxC signals switch before the end of the current PWM cycle. The modulated PxB and PxD signals are inactive at this time. The length of this time is four Timer counts.



#### REGISTER 25-5: SSP1MSK: SSP1 MASK REGISTER

r								
R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	
			MSK	<7:0>				
bit 7		bit 0						
Legend:								
R = Readable	e bit	W = Writable	bit	U = Unimplemented bit, read as '0'				
u = Bit is uncl	hanged	x = Bit is unki	nown	-n/n = Value at POR and BOR/Value at all other Rese			other Resets	
'1' = Bit is set		'0' = Bit is cle	ared					
bit 7-1	MSK<7:1>:	Mask bits						
	1 = The rec	eived address b	it n is compar	ed to SSP1AD	D <n> to detect</n>	I <sup>2</sup> C address ma	atch	
	0 = The rec	eived address b	it n is not use	d to detect I <sup>2</sup> C	address match			
bit 0	<b>MSK&lt;0&gt;:</b> M	ask bit for I <sup>2</sup> C S	lave mode, 10	0-bit Address				
I <sup>2</sup> C Slave mode, 10-bit address (SSP1M<3:0> = 0111 or 1111):								
	1 = The rec	eived address b	it 0 is compar	ed to SSP1AD	D<0> to detect	I <sup>2</sup> C address m	atch	
	0 = The rec	eived address b	it 0 is not usec	I to detect I <sup>2</sup> C a	ddress match I <sup>2</sup>	C Slave mode,	7-bit address,	
the bit is ignored								

### REGISTER 25-6: SSP1ADD: MSSP1 ADDRESS AND BAUD RATE REGISTER (I<sup>2</sup>C MODE)

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
			ADD	<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable b	oit	U = Unimpler	nented bit, read	d as '0'	
u = Bit is unch	anged	x = Bit is unkn	own	-n/n = Value a	at POR and BC	R/Value at all o	other Resets

#### Master mode:

1' = Bit is set

bit 7-0 ADD<7:0>: Baud Rate Clock Divider bits SCL pin clock period = ((ADD<7:0> + 1) \*4)/Fosc

#### <u>10-Bit Slave mode — Most Significant Address byte:</u>

- bit 7-3 **Not used:** Unused for Most Significant Address byte. Bit state of this register is a "don't care." Bit pattern sent by master is fixed by I<sup>2</sup>C specification and must be equal to '11110'. However, those bits are compared by hardware and are not affected by the value in this register.
- bit 2-1 ADD<2:1>: Two Most Significant bits of 10-bit address
- bit 0 Not used: Unused in this mode. Bit state is a "don't care."

'0' = Bit is cleared

#### <u>10-Bit Slave mode — Least Significant Address byte:</u>

bit 7-0 ADD<7:0>: Eight Least Significant bits of 10-bit address

#### 7-Bit Slave mode:

bit 7-1 ADD<7:1>: 7-bit addres	s
--------------------------------	---

bit 0 Not used: Unused in this mode. Bit state is a "don't care."

#### 26.1.2.4 Receive Framing Error

Each character in the receive FIFO buffer has a corresponding framing error Status bit. A framing error indicates that a Stop bit was not seen at the expected time. The framing error status is accessed via the FERR bit of the RCSTA register. The FERR bit represents the status of the top unread character in the receive FIFO. Therefore, the FERR bit must be read before reading the RCREG.

The FERR bit is read-only and only applies to the top unread character in the receive FIFO. A framing error (FERR = 1) does not preclude reception of additional characters. It is not necessary to clear the FERR bit. Reading the next character from the FIFO buffer will advance the FIFO to the next character and the next corresponding framing error.

The FERR bit can be forced clear by clearing the SPEN bit of the RCSTA register which resets the EUSART. Clearing the CREN bit of the RCSTA register does not affect the FERR bit. A framing error by itself does not generate an interrupt.

Note:	If all receive characters in the receive
	FIFO have framing errors, repeated reads
	of the RCREG will not clear the FERR bit.

#### 26.1.2.5 Receive Overrun Error

The receive FIFO buffer can hold two characters. An overrun error will be generated if a third character, in its entirety, is received before the FIFO is accessed. When this happens the OERR bit of the RCSTA register is set. The characters already in the FIFO buffer can be read but no additional characters will be received until the error is cleared. The error must be cleared by either clearing the CREN bit of the RCSTA register or by resetting the EUSART by clearing the SPEN bit of the RCSTA register.

#### 26.1.2.6 Receiving 9-bit Characters

The EUSART supports 9-bit character reception. When the RX9 bit of the RCSTA register is set the EUSART will shift nine bits into the RSR for each character received. The RX9D bit of the RCSTA register is the ninth and Most Significant data bit of the top unread character in the receive FIFO. When reading 9-bit data from the receive FIFO buffer, the RX9D data bit must be read before reading the eight Least Significant bits from the RCREG.

#### 26.1.2.7 Address Detection

A special Address Detection mode is available for use when multiple receivers share the same transmission line, such as in RS-485 systems. Address detection is enabled by setting the ADDEN bit of the RCSTA register.

Address detection requires 9-bit character reception. When address detection is enabled, only characters with the ninth data bit set will be transferred to the receive FIFO buffer, thereby setting the RCIF interrupt bit. All other characters will be ignored.

Upon receiving an address character, user software determines if the address matches its own. Upon address match, user software must disable address detection by clearing the ADDEN bit before the next Stop bit occurs. When user software detects the end of the message, determined by the message protocol used, software places the receiver back into the Address Detection mode by setting the ADDEN bit.

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R-0/0	R-0/0	R-x/x
SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D
bit 7		L	1	1		<u> </u>	bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplei	mented bit, read	as '0'	
u = Bit is uncha	anged	x = Bit is unkr	R/Value at all of	ther Resets			
'1' = Bit is set		'0' = Bit is clea	ared				
		D. ( E. ) I. I.					
bit /	SPEN: Serial	Port Enable bi	t figuroo BV/D <sup>-</sup>	T and TV/CK n	vina an anrial nor	t pipe)	
	1 = Serial po 0 = Serial po	rt disabled (cor	d in Reset)		ons as senai por	t pins)	
bit 6	<b>RX9:</b> 9-bit Re	ceive Enable b	, it				
	1 = Selects 9	-bit reception					
	0 = Selects 8	B-bit reception					
bit 5	SREN: Single	e Receive Enat	ole bit				
	Asynchronous	<u>s mode</u> :					
	Don't care Synchronous	mode – Maste	r.				
	1 = Enables	single receive	<u>-</u> .				
	0 = Disables	single receive					
	This bit is clea	ared after recep	otion is compl	ete.			
	Don't care	<u> moue – Slave</u>					
bit 4	CREN: Contir	nuous Receive	Enable bit				
2	Asynchronous	s mode:					
	1 = Enables	receiver					
	0 = Disables	receiver					
	Synchronous	<u>mode</u> :	aiva until anal		algorid (CDEN		
	0 = Disables	continuous rec	eive until enar eive		s cleared (CREN	I overnues SRE	IN)
bit 3	ADDEN: Add	ress Detect En	able bit				
	Asynchronous	<u>s mode 9-bit (F</u>	2 <u>X9 = 1)</u> :				
	1 = Enables	address detect	ion, enable in	terrupt and loa	d the receive bu	iffer when RSR	<8> is set
	0 = Disables	address detec	tion, all bytes $x_0 = 0$	are received a	ind ninth bit can	be used as par	ity bit
	Don't care		<u> </u>				
bit 2	FFRR: Frami	na Error bit					
	1 = Framing	error (can be u	pdated by rea	ding RCREG	register and rece	eive next valid ł	ovte)
	0 = No framir	ng error	. ,	0	0		<i>,</i>
bit 1	OERR: Overr	un Error bit					
	1 = Overrun 0 = No overru	error (can be c un error	leared by clea	aring bit CREN	)		
bit 0	RX9D: Ninth	bit of Received	Data				
	This can be a	ddress/data bit	or a parity bit	t and must be	calculated by us	er firmware.	

### REGISTER 26-2: RCSTA: RECEIVE STATUS AND CONTROL REGISTER<sup>(1)</sup>

					SYNC	<b>C</b> = 0, BRGH	l = 0, BRG	<b>G16 =</b> 0				
BAUD	Fosc = 32.000 MHz			Fosc = 20.000 MHz			Fosc = 18.432 MHz			Fosc = 11.0592 MHz		
RATE	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)
300	_	_	_	_	_	_	_		_	_	_	_
1200	—	—	—	1221	1.73	255	1200	0.00	239	1200	0.00	143
2400	2404	0.16	207	2404	0.16	129	2400	0.00	119	2400	0.00	71
9600	9615	0.16	51	9470	-1.36	32	9600	0.00	29	9600	0.00	17
10417	10417	0.00	47	10417	0.00	29	10286	-1.26	27	10165	-2.42	16
19.2k	19.23k	0.16	25	19.53k	1.73	15	19.20k	0.00	14	19.20k	0.00	8
57.6k	55.55k	-3.55	3	—	_	_	57.60k	0.00	7	57.60k	0.00	2
115.2k	—		_	—	_	—	_	_	_	—	_	_

#### TABLE 26-5: BAUD RATES FOR ASYNCHRONOUS MODES

	<b>SYNC</b> = 0, <b>BRGH</b> = 0, <b>BRG16</b> = 0											
BAUD	Fos	c = 8.000	) MHz	Fosc = 4.000 MHz Fosc = 3.6864 MHz			Fos	Fosc = 1.000 MHz				
RATE	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)
300	_	_	_	300	0.16	207	300	0.00	191	300	0.16	51
1200	1202	0.16	103	1202	0.16	51	1200	0.00	47	1202	0.16	12
2400	2404	0.16	51	2404	0.16	25	2400	0.00	23	—	—	—
9600	9615	0.16	12	—		—	9600	0.00	5	—	—	—
10417	10417	0.00	11	10417	0.00	5	—	—	—	_	—	—
19.2k	—	—	—	—		—	19.20k	0.00	2	—	—	—
57.6k	—	—	—	—	—	—	57.60k	0.00	0	—	—	—
115.2k	—	_	—	—	_	_	—	_	_	_		—

	SYNC = 0, BRGH = 1, BRG16 = 0												
BAUD	Foso	; = 32.00	0 MHz	Fosc	= 20.00	0 MHz	Foso	; = 18.43	2 MHz	Fosc	Fosc = 11.0592 MHz		
RATE	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	
300	—	—	—	—	—	_	_		—	_	—	_	
1200	—	—	—	—	—	—	—	—	—	—	—	—	
2400	_	_	_	—	_	_	—	_	_	—	—	_	
9600	9615	0.16	207	9615	0.16	129	9600	0.00	119	9600	0.00	71	
10417	10417	0.00	191	10417	0.00	119	10378	-0.37	110	10473	0.53	65	
19.2k	19.23k	0.16	103	19.23k	0.16	64	19.20k	0.00	59	19.20k	0.00	35	
57.6k	57.14k	-0.79	34	56.82k	-1.36	21	57.60k	0.00	19	57.60k	0.00	11	
115.2k	117.64k	2.12	16	113.64k	-1.36	10	115.2k	0.00	9	115.2k	0.00	5	

#### FIGURE 27-2: CAPACITIVE SENSING OSCILLATOR BLOCK DIAGRAM



### 30.7 Timing Parameter Symbology

The timing parameter symbols have been created with one of the following formats:

- 1. TppS2ppS
- 2. TppS

T			
F	Frequency	т	Time
Lowerc	case letters (pp) and their meanings:		
рр			
сс	CCP1	osc	OSC1
ck	CLKOUT	rd	RD
CS	CS	rw	RD or WR
di	SDIx	sc	SCKx
do	SDO	ss	SS
dt	Data in	tO	TOCKI
io	I/O PORT	t1	T1CKI
mc	MCLR	wr	WR
Upperc	case letters and their meanings:	·	
S			
F	Fall	Р	Period
Н	High	R	Rise
I	Invalid (High-impedance)	V	Valid
L	Low	Z	High-impedance

#### FIGURE 30-5: LOAD CONDITIONS



#### TABLE 30-6: TIMER0 AND TIMER1 EXTERNAL CLOCK REQUIREMENTS

<b>Standa</b> Operation	Standard Operating Conditions (unless otherwise stated) Operating Temperature $-40^{\circ}C \le TA \le +125^{\circ}C$										
Param No.	Sym.		Characteristic			Тур†	Max.	Units	Conditions		
40*	T⊤0H	T0CKI High I	Pulse Width	No Prescaler	0.5 Tcy + 20	—	—	ns			
		With Prescaler			10	_	_	ns			
41*	TT0L	T0CKI Low F	Pulse Width	No Prescaler	0.5 Tcy + 20	_		ns			
		With Prescaler		10	_		ns				
42*	Тт0Р	T0CKI Period	1		Greater of: 20 or <u>Tcy + 40</u> N	_		ns	N = prescale value (2, 4,, 256)		
45*	T⊤1H	T1CKI High	Synchronous, No Prescaler		0.5 Tcy + 20	—	_	ns			
		Time	Synchronous, with Prescaler		15	—	—	ns			
			Asynchronous		30	—	_	ns			
46*	TT1L	T1CKI Low Time	Synchronous, No Prescaler		0.5 Tcy + 20	_		ns			
			Synchronous, with Prescaler		15	—		ns			
			Asynchronous		30	—	_	ns			
47*	TT1P	T1CKI Input Period	Synchronous		Greater of: 30 or <u>Tcy + 40</u> N	_	—	ns	N = prescale value (1, 2, 4, 8)		
			Asynchronous		60	-	_	ns			
48	F⊤1	Timer1 Oscil (oscillator en	lator Input Frequabled by setting	iency Range bit T1OSCEN)	32.4	32.768	33.1	kHz			
49*	TCKEZTMR1	Delay from E Increment	xternal Clock Ed	dge to Timer	2 Tosc	—	7 Tosc	—	Timers in Sync mode		

These parameters are characterized but not tested.
 Data in "Typ" column is at 3.0V, 25°C unless otherwi

Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

#### FIGURE 30-11: CAPTURE/COMPARE/PWM TIMINGS (CCP)



#### TABLE 30-7: CAPTURE/COMPARE/PWM REQUIREMENTS (CCP)

Standard Operating Conditions (unless otherwise stated)Operating Temperature $-40^{\circ}C \le TA \le +125^{\circ}C$										
Param No.	Sym.	Characteris	stic	Min.	Тур†	Max.	Units	Conditions		
CC01*	TccL	CCP Input Low Time	No Prescaler	0.5Tcy + 20	_		ns			
			With Prescaler	20	_	-	ns			
CC02*	TccH	CCP Input High Time	No Prescaler	0.5Tcy + 20	_	-	ns			
			With Prescaler	20	1	_	ns			
CC03*	TccP	CCP Input Period		<u>3Tcy + 40</u> N	_	—	ns	N = prescale value		

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.





POR REARM VOLTAGE, PIC16F1824/8 ONLY









### 32.0 DEVELOPMENT SUPPORT

The PIC<sup>®</sup> microcontrollers (MCU) and dsPIC<sup>®</sup> digital signal controllers (DSC) are supported with a full range of software and hardware development tools:

- Integrated Development Environment
- MPLAB<sup>®</sup> X IDE Software
- Compilers/Assemblers/Linkers
  - MPLAB XC Compiler
  - MPASM<sup>™</sup> Assembler
  - MPLINK<sup>™</sup> Object Linker/ MPLIB<sup>™</sup> Object Librarian
  - MPLAB Assembler/Linker/Librarian for Various Device Families
- Simulators
  - MPLAB X SIM Software Simulator
- Emulators
  - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debuggers/Programmers
  - MPLAB ICD 3
  - PICkit™ 3
- Device Programmers
  - MPLAB PM3 Device Programmer
- Low-Cost Demonstration/Development Boards, Evaluation Kits and Starter Kits
- Third-party development tools

### 32.1 MPLAB X Integrated Development Environment Software

The MPLAB X IDE is a single, unified graphical user interface for Microchip and third-party software, and hardware development tool that runs on Windows<sup>®</sup>, Linux and Mac OS<sup>®</sup> X. Based on the NetBeans IDE, MPLAB X IDE is an entirely new IDE with a host of free software components and plug-ins for high-performance application development and debugging. Moving between tools and upgrading from software simulators to hardware debugging and programming tools is simple with the seamless user interface.

With complete project management, visual call graphs, a configurable watch window and a feature-rich editor that includes code completion and context menus, MPLAB X IDE is flexible and friendly enough for new users. With the ability to support multiple tools on multiple projects with simultaneous debugging, MPLAB X IDE is also suitable for the needs of experienced users.

Feature-Rich Editor:

- Color syntax highlighting
- Smart code completion makes suggestions and provides hints as you type
- Automatic code formatting based on user-defined rules
- · Live parsing

User-Friendly, Customizable Interface:

- Fully customizable interface: toolbars, toolbar buttons, windows, window placement, etc.
- Call graph window
- Project-Based Workspaces:
- Multiple projects
- Multiple tools
- Multiple configurations
- · Simultaneous debugging sessions
- File History and Bug Tracking:
- Local file history feature
- · Built-in support for Bugzilla issue tracker