

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XF

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	11
Program Memory Size	7KB (4K x 14)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	14-TSSOP (0.173", 4.40mm Width)
Supplier Device Package	14-TSSOP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lf1824-i-st

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

FIGURE 3: 20-PIN DIAGRAM FOR PIC16(L)F1828







TABLE 3-7:PIC16(L)F1824/8 MEMORY MAP, BANKS 24-31

	BANK 24		BANK 25		BANK 26		BANK 27		BANK 28		BANK 29		BANK 30		BANK 31
C00h	INDF0	C80h	INDF0	D00h	INDF0	D80h	INDF0	E00h	INDF0	E80h	INDF0	F00h	INDF0	F80h	INDF0
C01h	INDF1	C81h	INDF1	D01h	INDF1	D81h	INDF1	E01h	INDF1	E81h	INDF1	F01h	INDF1	F81h	INDF1
C02h	PCL	C82h	PCL	D02h	PCL	D82h	PCL	E02h	PCL	E82h	PCL	F02h	PCL	F82h	PCL
C03h	STATUS	C83h	STATUS	D03h	STATUS	D83h	STATUS	E03h	STATUS	E83h	STATUS	F03h	STATUS	F83h	STATUS
C04h	FSR0L	C84h	FSR0L	D04h	FSR0L	D84h	FSR0L	E04h	FSR0L	E84h	FSR0L	F04h	FSR0L	F84h	FSR0L
C05h	FSR0H	C85h	FSR0H	D05h	FSR0H	D85h	FSR0H	E05h	FSR0H	E85h	FSR0H	F05h	FSR0H	F85h	FSR0H
C06h	FSR1L	C86h	FSR1L	D06h	FSR1L	D86h	FSR1L	E06h	FSR1L	E86h	FSR1L	F06h	FSR1L	F86h	FSR1L
C07h	FSR1H	C87h	FSR1H	D07h	FSR1H	D87h	FSR1H	E07h	FSR1H	E87h	FSR1H	F07h	FSR1H	F87h	FSR1H
C08h	BSR	C88h	BSR	D08h	BSR	D88h	BSR	E08h	BSR	E88h	BSR	F08h	BSR	F88h	BSR
C09h	WREG	C89h	WREG	D09h	WREG	D89h	WREG	E09h	WREG	E89h	WREG	F09h	WREG	F89h	WREG
C0Ah	PCLATH	C8Ah	PCLATH	D0Ah	PCLATH	D8Ah	PCLATH	E0Ah	PCLATH	E8Ah	PCLATH	F0Ah	PCLATH	F8Ah	PCLATH
C0Bh	INTCON	C8Bh	INTCON	D0Bh	INTCON	D8Bh	INTCON	E0Bh	INTCON	E8Bh	INTCON	F0Bh	INTCON	F8Bh	INTCON
C0Ch	_	C8Ch	_	D0Ch	_	D8Ch	—	E0Ch	—	E8Ch	_	F0Ch	-	F8Ch	
C0Dh	_	C8Dh	_	D0Dh	—	D8Dh	_	E0Dh	_	E8Dh	_	F0Dh	_	F8Dh	
C0Eh	-	C8Eh	—	D0Eh	—	D8Eh	_	E0Eh	_	E8Eh	_	F0Eh	-	F8Eh	
C0Fh	-	C8Fh	—	D0Fh	—	D8Fh	—	E0Fh	—	E8Fh	—	F0Fh	_	F8Fh	
C10h	-	C90h	—	D10h	—	D90h	—	E10h	—	E90h	—	F10h	-	F90h	
C11h	-	C91h	—	D11h	—	D91h	—	E11h	—	E91h	—	F11h	-	F91h	
C12h	_	C92h	_	D12h	_	D92h	—	E12h	—	E92h	_	F12h	-	F92h	
C13h	_	C93h	_	D13h	_	D93h	—	E13h	—	E93h	_	F13h	-	F93h	
C14h	_	C94h	—	D14h	—	D94h		E14h		E94h		F14h	_	F94h	
C15h	-	C95h	—	D15h	—	D95h	_	E15h	—	E95h	_	F15h	-	F95h	
C16h	—	C96h	—	D16h	—	D96h		E16h		E96h		F16h	—	F96h	
C17h	—	C97h	—	D17h	—	D97h		E17h		E97h		F17h	—	F97h	Soo Toblo 2 9 for
C18h	_	C98h	_	D18h	—	D98h	_	E18h	_	E98h	—	F18h	_	F98h	register mapping
C19h	—	C99h	—	D19h	—	D99h	—	E19h	_	E99h	—	F19h	—	F99h	details
C1Ah	—	C9Ah	_	D1Ah	—	D9Ah	_	E1Ah	_	E9Ah	—	F1Ah	_	F9Ah	
C1Bh	_	C9Bh		D1Bh	_	D9Bh	_	E1Bh	—	E9Bh	—	F1Bh	_	F9Bh	
C1Ch	_	C9Ch	_	D1Ch	—	D9Ch	_	E1Ch	_	E9Ch	—	F1Ch	_	F9Ch	
C1Dh	_	C9Dh		D1Dh	—	D9Dh	_	E1Dh	_	E9Dh	—	F1Dh	_	F9Dh	
C1Eh	_	C9Eh		D1Eh	—	D9Eh	_	E1Eh	_	E9Eh	—	F1Eh	_	F9Eh	
C1Fh	_	C9Fh		D1Fh	_	D9Fh	_	E1Fh	_	E9Fh	—	F1Fh	—	F9Fh	
C20h		CA0h		D20h		DA0h		E20h		EA0h		F20h		FA0h	
C6Fh	Unimplemented Read as '0'	CEEh	Unimplemented Read as '0'	D6Fh	Unimplemented Read as '0'	DEEh	Unimplemented Read as '0'	F6Fh	Unimplemented Read as '0'	FFFh	Unimplemented Read as '0'	F6Fh	Unimplemented Read as '0'	FFFh	
C70h		CF0h		D70h		DF0h		E70h		EF0h		F70h		FF0h	
	Accesses		Accesses												
	70h – 7Fh		70h – 7Fh												
CFFh		CFFh		D7Fh		DFFh		E7Fh		EFFh		F7Fh		FFFh	

Legend: = Unimplemented data memory locations, read as '0'.

4.2 Code Protection

Code protection allows the device to be protected from unauthorized access. Program memory protection and data EEPROM protection are controlled independently. Internal access to the program memory and data EEPROM are unaffected by any code protection setting.

4.2.1 PROGRAM MEMORY PROTECTION

The entire program memory space is protected from external reads and writes by the \overline{CP} bit in Configuration Word 1. When $\overline{CP} = 0$, external reads and writes of program memory are inhibited and a read will return all '0's. The CPU can continue to read program memory, regardless of the protection bit settings. Writing the program memory is dependent upon the write protection setting. See **Section 4.3** "Write **Protection**" for more information.

4.2.2 DATA EEPROM PROTECTION

The entire data EEPROM is protected from external reads and writes by the CPD bit. When CPD = 0, external reads and writes of data EEPROM are inhibited. The CPU can continue to read and write data EEPROM regardless of the protection bit settings.

4.3 Write Protection

Write protection allows the device to be protected from unintended self-writes. Applications, such as bootloader software, can be protected while allowing other regions of the program memory to be modified.

The WRT<1:0> bits in Configuration Word 2 define the size of the program memory block that is protected.

4.4 User ID

Four memory locations (8000h-8003h) are designated as ID locations where the user can store checksum or other code identification numbers. These locations are readable and writable during normal execution. See **Section 11.5 "User ID, Device ID and Configuration Word Access"** for more information on accessing these memory locations. For more information on checksum calculation, see the "*PIC16F/LF182X/PIC12F/LF1822 Memory Programming Specification*" (DS41390).

4.5 Device ID and Revision ID

The memory location 8006h is where the Device ID and Revision ID are stored. The upper nine bits hold the Device ID. The lower five bits hold the Revision ID. See **Section 11.5 "User ID, Device ID and Configuration Word Access**" for more information on accessing these memory locations.

Development tools, such as device programmers and debuggers, may be used to read the Device ID and Revision ID.

REGISTER 4-3: DEVICEID: DEVICE ID REGISTER⁽¹⁾

		R	R	R	R	R	R
				DEV<	8:3>		
		bit 13					bit 8
R	R	R	R	R	R	R	R
	DEV<2:0>				REV<4:0>		
bit 7							bit 0
Legend:							
R = Readable	bit	'0' = Bit is clear	ed	'1' = Bit is set			
bit 13-5	DEV<8:0>: [Device ID bits					
	100111010 :	= PIC16F1824					
	100111110	= PIC16F1828					
	101000010	= PIC16LF1824					
	101000110	= PIC16LF1828					
bit 4-0	REV<4:0>: F	Revision ID bits					
	These bits ar	e used to identify th	ne revision.				

Note 1: This location cannot be written.

8.5.3 PIE2 REGISTER

The PIE2 register contains the interrupt enable bits, as shown in Register 8-3.

Note:	Bit PEIE of the INTCON register must be
	set to enable any peripheral interrupt.

REGISTER 8-3: PIE2: PERIPHERAL INTERRUPT ENABLE REGISTER 2

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	U-0	U-0	R/W-0/0
OSFIE	C2IE	C1IE	EEIE	BCL1IE	—	—	CCP2IE
bit 7							bit 0

Legend:						
R = Readable bit		W = Writable bit	U = Unimplemented bit, read as '0'			
u = Bit is unch	anged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets			
'1' = Bit is set		'0' = Bit is cleared				
bit 7	OSFIE: Oscil	lator Fail Interrupt Enable bit				
	1 = Enables	the Oscillator Fail interrupt				
	0 = Disables	the Oscillator Fail interrupt				
bit 6	C2IE: Compa	arator C2 Interrupt Enable bit				
	1 = Enables	the Comparator C2 interrupt				
	0 = Disables	the Comparator C2 interrupt				
bit 5	C1IE: Compa	arator C1 Interrupt Enable bit				
	1 = Enables	the Comparator C1 interrupt				
bit 4	EEIE: EEPRO	OM Write Completion Interru	pt Enable bit			
	1 = Enables	the EEPROM Write Complet	ion interrupt			
hit 2		CD Due Cellision Interrunt En				
DIL 3		the MCCD Due Cellision Interrupt En				
	1 = Enables 0 = Disables	the MSSP Bus Collision Inte	rrupt			
bit 2-1	Unimplemented: Read as '0'					
bit 0	CCP2IF: CCI	P2 Interrupt Enable bit				
	1 = Enables	the CCP2 Interrupt				
	0 = Disables	the CCP2 Interrupt				
		•				

16.2 ADC Operation

16.2.1 STARTING A CONVERSION

To enable the ADC module, the ADON bit of the ADCON0 register must be set to a '1'. Setting the GO/ DONE bit of the ADCON0 register to a '1' will start the Analog-to-Digital conversion.

Note:	The GO/DONE bit should not be set in the
	same instruction that turns on the ADC.
	Refer to Section 16.2.6 "A/D Conver-
	sion Procedure".

16.2.2 COMPLETION OF A CONVERSION

When the conversion is complete, the ADC module will:

- Clear the GO/DONE bit
- Set the ADIF Interrupt Flag bit
- Update the ADRESH and ADRESL registers with new conversion result

16.2.3 TERMINATING A CONVERSION

If a conversion must be terminated before completion, the GO/DONE bit can be cleared in software. The ADRESH and ADRESL registers will be updated with the partially complete Analog-to-Digital conversion sample. Incomplete bits will match the last bit converted.

Note: A device Reset forces all registers to their Reset state. Thus, the ADC module is turned off and any pending conversion is terminated.

16.2.4 ADC OPERATION DURING SLEEP

The ADC module can operate during Sleep. This requires the ADC clock source to be set to the FRC option. When the FRC clock source is selected, the ADC waits one additional instruction before starting the conversion. This allows the SLEEP instruction to be executed, which can reduce system noise during the conversion. If the ADC interrupt is enabled, the device will wake-up from Sleep when the conversion completes. If the ADC interrupt is disabled, the ADC module is turned off after the conversion completes, although the ADON bit remains set.

When the ADC clock source is something other than FRC, a SLEEP instruction causes the present conversion to be aborted and the ADC module is turned off, although the ADON bit remains set.

16.2.5 SPECIAL EVENT TRIGGER

The Special Event Trigger of the CCPx/ECCPX module allows periodic ADC measurements without software intervention. When this trigger occurs, the GO/DONE bit is set by hardware and the Timer1 counter resets to zero.

TABLE 16-2: SPECIAL EVENT TRIGGER

Device	CCPx/ECCPx
PIC16(L)F1824/8	CCP4

Using the Special Event Trigger does not assure proper ADC timing. It is the user's responsibility to ensure that the ADC timing requirements are met.

Refer to **Section 24.0** "Capture/Compare/PWM **Modules**" for more information.

21.3 Timer1 Prescaler

Timer1 has four prescaler options allowing 1, 2, 4 or 8 divisions of the clock input. The T1CKPS bits of the T1CON register control the prescale counter. The prescale counter is not directly readable or writable; however, the prescaler counter is cleared upon a write to TMR1H or TMR1L.

21.4 Timer1 Oscillator

A dedicated low-power 32.768 kHz oscillator circuit is built-in between pins T1OSI (input) and T1OSO (amplifier output). This internal circuit is to be used in conjunction with an external 32.768 kHz crystal.

The oscillator circuit is enabled by setting the T1OSCEN bit of the T1CON register. The oscillator will continue to run during Sleep.

Note:	The oscillator requires a start-up and
	stabilization time before use. Thus,
	T1OSCEN should be set and a suitable
	delay observed prior to enabling Timer1.

21.5 Timer1 Operation in Asynchronous Counter Mode

If control bit T1SYNC of the T1CON register is set, the external clock input is not synchronized. The timer increments asynchronously to the internal phase clocks. If the external clock source is selected, then the timer will continue to run during Sleep and can generate an interrupt on overflow, which will wake-up the processor. However, special precautions in software are needed to read/write the timer (see Section 21.5.1 "Reading and Writing Timer1 in Asynchronous Counter Mode").

- Note: When switching from synchronous to asynchronous operation, it is possible to skip an increment. When switching from asynchronous to synchronous operation, it is possible to produce an additional increment.
- 21.5.1 READING AND WRITING TIMER1 IN ASYNCHRONOUS COUNTER MODE

Reading TMR1H or TMR1L while the timer is running from an external asynchronous clock will ensure a valid read (taken care of in hardware). However, the user should keep in mind that reading the 16-bit timer in two 8-bit values itself, poses certain problems, since the timer may overflow between the reads.

For writes, it is recommended that the user simply stop the timer and write the desired values. A write contention may occur by writing to the timer registers, while the register is incrementing. This may produce an unpredictable value in the TMR1H:TMR1L register pair.

21.6 Timer1 Gate

Timer1 can be configured to count freely or the count can be enabled and disabled using Timer1 gate circuitry. This is also referred to as Timer1 Gate Enable.

Timer1 gate can also be driven by multiple selectable sources.

21.6.1 TIMER1 GATE ENABLE

The Timer1 Gate Enable mode is enabled by setting the TMR1GE bit of the T1GCON register. The polarity of the Timer1 Gate Enable mode is configured using the T1GPOL bit of the T1GCON register.

When Timer1 Gate Enable mode is enabled, Timer1 will increment on the rising edge of the Timer1 clock source. When Timer1 Gate Enable mode is disabled, no incrementing will occur and Timer1 will hold the current count. See Figure 21-3 for timing details.

TABLE 21-3:	TIMER1 GATE ENABLE
	SELECTIONS

T1CLK	T1GPOL	T1G	Timer1 Operation
\uparrow	0	0	Counts
\uparrow	0	1	Holds Count
\uparrow	1	0	Holds Count
\uparrow	1	1	Counts

21.6.2 TIMER1 GATE SOURCE SELECTION

The Timer1 gate source selections are shown in Table 21-4. Source selection is controlled by the T1GSS bits of the T1GCON register. The polarity for each available source is also selectable. Polarity selection is controlled by the T1GPOL bit of the T1GCON register.

TABLE 21-4: TIMER1 GATE SOURCES

T1GSS	Timer1 Gate Source
00	Timer1 Gate Pin
01	Overflow of Timer0 (TMR0 increments from FFh to 00h)
10	Comparator 1 Output sync_C1OUT (optionally Timer1 synchronized output)
11	Comparator 2 Output sync_C2OUT (optionally Timer1 synchronized output)

24.4.1 HALF-BRIDGE MODE

In Half-Bridge mode, two pins are used as outputs to drive push-pull loads. The PWM output signal is output on the CCPx/PxA pin, while the complementary PWM output signal is output on the PxB pin (see Figure 24-9). This mode can be used for Half-Bridge applications, as shown in Figure 24-9, or for Full-Bridge applications, where four power switches are being modulated with two PWM signals.

In Half-Bridge mode, the programmable dead-band delay can be used to prevent shoot-through current in Half-Bridge power devices. The value of the PDC<6:0> bits of the PWMxCON register sets the number of instruction cycles before the output is driven active. If the value is greater than the duty cycle, the corresponding output remains inactive during the entire cycle. See **Section 24.4.5 "Programmable Dead-Band Delay Mode"** for more details of the dead-band delay operations. Since the PxA and PxB outputs are multiplexed with the PORT data latches, the associated TRIS bits must be cleared to configure PxA and PxB as outputs.





FIGURE 24-9: EXAMPLE OF HALF-BRIDGE APPLICATIONS





24.4.6 PWM STEERING MODE

In Single Output mode, PWM steering allows any of the PWM pins to be the modulated signal. Additionally, the same PWM signal can be simultaneously available on multiple pins.

Once the Single Output mode is selected (CCPxM<3:2> = 11 and PxM<1:0> = 00 of the CCPxCON register), the user firmware can bring out the same PWM signal to one, two, three or four output pins by setting the appropriate STRx<D:A> bits of the PSTRxCON register, as shown in Table 24-9.

Note: The associated TRIS bits must be set to output ('0') to enable the pin output driver in order to see the PWM signal on the pin.

While the PWM Steering mode is active, CCPxM<1:0> bits of the CCPxCON register select the PWM output polarity for the Px<D:A> pins.

The PWM auto-shutdown operation also applies to PWM Steering mode as described in **Section 24.4.3 "Enhanced PWM Auto-shutdown mode"**. An autoshutdown event will only affect pins that have PWM outputs enabled.

FIGURE 24-18: SIMPLIFIED STEERING BLOCK DIAGRAM



2: Single PWM output requires setting at least one of the STRx bits.

25.0 MASTER SYNCHRONOUS SERIAL PORT MODULE

25.1 Master SSP (MSSP1) Module Overview

The Master Synchronous Serial Port (MSSP1) module is a serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be Serial EEPROMs, shift registers, display drivers, A/D converters, etc. The MSSP1 module can operate in one of two modes:

- Serial Peripheral Interface (SPI)
- Inter-Integrated Circuit (I²C[™])

The SPI interface supports the following modes and features:

- Master mode
- Slave mode
- Clock Parity
- Slave Select Synchronization (Slave mode only)
- · Daisy chain connection of slave devices

Figure 25-1 is a block diagram of the SPI interface module.





25.5.4 SLAVE MODE 10-BIT ADDRESS RECEPTION

This section describes a standard sequence of events for the MSSP1 module configured as an I^2C Slave in 10-bit Addressing mode.

Figure 25-20 is used as a visual reference for this description.

This is a step by step process of what must be done by slave software to accomplish I^2C communication.

- 1. Bus starts Idle.
- Master sends Start condition; S bit of SSP1STAT is set; SSP1IF is set if interrupt on Start detect is enabled.
- 3. Master sends matching high address with R/\overline{W} bit clear; UA bit of the SSP1STAT register is set.
- 4. Slave sends ACK and SSP1IF is set.
- 5. Software clears the SSP1IF bit.
- 6. Software reads received address from SSP1BUF clearing the BF flag.
- 7. Slave loads low address into SSP1ADD, releasing SCL.
- 8. Master sends matching low address byte to the Slave; UA bit is set.

Note: Updates to the SSP1ADD register are not allowed until after the ACK sequence.

- 9. Slave sends ACK and SSP1IF is set.
 - **Note:** If the low address does not match, SSP1IF and UA are still set so that the slave software can set SSP1ADD back to the high address. BF is not set because there is no match. CKP is unaffected.
- 10. Slave clears SSP1IF.
- 11. Slave reads the received matching address from SSP1BUF clearing BF.
- 12. Slave loads high address into SSP1ADD.
- 13. Master clocks a data byte to the slave and clocks out the slaves ACK on the ninth SCL pulse; SSP1IF is set.
- 14. If SEN bit of SSP1CON2 is set, CKP is cleared by hardware and the clock is stretched.
- 15. Slave clears SSP1IF.
- 16. Slave reads the received byte from SSP1BUF clearing BF.
- 17. If SEN is set the slave sets CKP to release the SCL.
- 18. Steps 13-17 repeat for each received byte.
- 19. Master sends Stop to end the transmission.

25.5.5 10-BIT ADDRESSING WITH ADDRESS OR DATA HOLD

Reception using 10-bit addressing with AHEN or DHEN set is the same as with 7-bit modes. The only difference is the need to update the SSP1ADD register using the UA bit. All functionality, specifically when the CKP bit is cleared and SCL line is held low are the same. Figure 25-21 can be used as a reference of a slave in 10-bit addressing with AHEN set.

Figure 25-22 shows a standard waveform for a slave transmitter in 10-bit Addressing mode.

REGISTER 25-2: SSP1CON1: SSP1 CONTROL REGISTER 1

R/C/HS-0/	0 R/C/HS-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0 R/W-0/0	R/W-0/0
WCOL	SSPOV	SSPEN	CKP		SSPM<3:0>	
bit 7						bit 0
						,
Legend: R = Readable	e bit	W = Writable bit		U = Unimplemer	ted bit, read as '0'	
u = Bit is unch	nanged	x = Bit is unknown	1	-n/n = Value at P	OR and BOR/Value at all other Rese	ts
'1' = Bit is set	-	'0' = Bit is cleared		HS = Bit is set by	/ hardware C = User cleare	ed
bit 7	WCOL: Write Co Master mode: 1 = A write to th 0 = No collision	llision Detect bit ne SSP1BUF registe	er was attempted	I while the I ² C™ co	nditions were not valid for a transmis	sion to be started
	Slave mode: 1 = The SSP1B 0 = No collision	UF register is written	while it is still tran	smitting the previous	word (must be cleared in software)	
bit 6	SSPOV: Receive In SPI mode: 1 = A new byte i Overflow ca setting over SSP1BUF r 0 = No overflow In I ² C mode: 1 = A byte is re (must be cl 0 = No overflow	Overflow Indicator is received while the t in only occur in Slave flow. In Master mode egister (must be clear v acceived while the SS eared in software).	bit ⁽¹⁾ SSP1BUF registe a mode. In Slave the overflow bit i ared in software). SP1BUF register	er is still holding the p mode, the user mus s not set since each is still holding the	revious data. In case of overflow, the da t read the SSP1BUF, even if only trans new reception (and transmission) is init previous byte. SSPOV is a "don't car	ata in SSP1SR is lost. mitting data, to avoid iated by writing to the re" in Transmit mode
bit 5	SSPEN: Synchro In both modes, w In <u>SPI mode:</u> 1 = Enables ser 0 = Disables se <u>In I²C mode:</u> 1 = Enables the 0 = Disables se	nous Serial Port En hen enabled, these rial port and configure rial port and configure serial port and configure rial port and configure	able bit pins must be pro- es SCK, SDO, SI ures these pins a gures the SDA ar ures these pins a	operly configured as DI and \overline{SS} as the sou Is I/O port pins Id SCL pins as the so Is I/O port pins	s input or output irce of the serial port pins ⁽²⁾ purce of the serial port pins ⁽³⁾	
bit 4	CKP : Clock Pola In <u>SPI mode</u> : 1 = Idle state for 0 = Idle state for In I2C Slave mod SCL release cont $1 = Enable clock k0 = Holds clock kIn I2C Master moUnused in this mo$	rity Select bit clock is a high level clock is a low level <u>e:</u> trol bw (clock stretch). (I <u>de:</u> ode	Used to ensure of	lata setup time.)		
bit 3-0	$\begin{array}{l} \text{SSPM<3:0>: Syr}\\ 0000 = SPI Mast\\ 0001 = SPI Mast\\ 0010 = SPI Mast\\ 0010 = SPI Mast\\ 0100 = SPI Slave\\ 0101 = SPI Slave\\ 0110 = I^2C Slave\\ 0111 = I^2C Slave\\ 1000 = I^2C Mast\\ 1001 = Reservee\\ 1010 = SPI Mast\\ 1011 = I^2C firmw\\ 1100 = Reservee\\ 1101 = Reservee\\ 1101 = Reservee\\ 1101 = I^2C Slave\\ 1111 = I^2C Slave\\ 111 = I^2C Slave\\ 111 = I^2$	achronous Serial Po er mode, clock = Fc er mode, clock = Fc er mode, clock = Fc er mode, clock = Cc e mode, clock = Cc e mode, clock = SCl e mode, clock = SCl e mode, 7-bit addres er mode, clock = Fc d er mode, clock = Fc d er mode, clock = Fc d e mode, 7-bit addres e mode, 7-bit addres e mode, 7-bit addres	rt Mode Select b DSC/4 DSC/16 DSC/64 JR2 output/2 X pin, SS pin con SS SS SC/(4 * (SSP1AI DSC/(4 * (SSP1AI er mode (Slave i SS with Start and SS with Start and	its htrol enabled htrol disabled, SS c DD+1)) ⁽⁴⁾ DD+1)) ⁽⁵⁾ dle) Stop bit interrupts e d Stop bit interrupts e	an be used as I/O pin enabled enabled	
Note 1: 2: 3: 4: 5:	In Master mode, the ow When enabled, these p When enabled, the SDA SSP1ADD values of 0, SSPxADD value of 0 is	erflow bit is not set s ins must be properly A and SCL pins mus 1 or 2 are not supported. Use	since each new r / configured as in t be configured a orted for I ² C™ m SSPxM = 0000	eception (and trans nput or output. as inputs. ode. instead.	mission) is initiated by writing to the	SSP1BUF register.

26.1.1.4 TSR Status

The TRMT bit of the TXSTA register indicates the status of the TSR register. This is a read-only bit. The TRMT bit is set when the TSR register is empty and is cleared when a character is transferred to the TSR register from the TXREG. The TRMT bit remains clear until all bits have been shifted out of the TSR register. No interrupt logic is tied to this bit, so the user has to poll this bit to determine the TSR status.

Note:	The TSR register is not mapped in data
	memory, so it is not available to the user.

26.1.1.5 Transmitting 9-bit Characters

The EUSART supports 9-bit character transmissions. When the TX9 bit of the TXSTA register is set, the EUSART will shift nine bits out for each character transmitted. The TX9D bit of the TXSTA register is the ninth, and Most Significant, data bit. When transmitting 9-bit data, the TX9D data bit must be written before writing the eight Least Significant bits into the TXREG. All nine bits of data will be transferred to the TSR shift register immediately after the TXREG is written.

A special 9-bit Address mode is available for use with multiple receivers. See **Section 26.1.2.7** "Address **Detection**" for more information on the address mode.

- 26.1.1.6 Asynchronous Transmission Setup:
- 1. Initialize the SPBRGH, SPBRGL register pair and the BRGH and BRG16 bits to achieve the desired baud rate (see Section 26.3 "EUSART Baud Rate Generator (BRG)").
- 2. Enable the asynchronous serial port by clearing the SYNC bit and setting the SPEN bit.
- 3. If 9-bit transmission is desired, set the TX9 control bit. A set ninth data bit will indicate that the eight Least Significant data bits are an address when the receiver is set for address detection.
- 4. Enable the transmission by setting the TXEN control bit. This will cause the TXIF interrupt bit to be set.
- If interrupts are desired, set the TXIE interrupt enable bit of the PIE1 register. An interrupt will occur immediately provided that the GIE and PEIE bits of the INTCON register are also set.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded into the TX9D data bit.
- 7. Load 8-bit data into the TXREG register. This will start the transmission.



FIGURE 26-3: ASYNCHRONOUS TRANSMISSION

R-0/0	R-1/1	U-0	R/W-0/0	R/W-0/0	U-0	R/W-0/0	R/W-0/0		
ABDOVF	RCIDL	_	SCKP	BRG16	_	WUE	ABDEN		
bit 7							bit 0		
							J		
Legend:									
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'			
u = Bit is uncha	anged	x = Bit is unkr	nown	R/Value at all o	ther Resets				
'1' = Bit is set		'0' = Bit is clea	'0' = Bit is cleared						
bit 7	ABDOVF: Au	to-Baud Detec	t Overflow bit						
	Asynchronous	<u>s mode</u> :	1						
	1 = Auto-bauc	timer overflov	ved overflow						
	Synchronous	mode:							
	Don't care								
bit 6	RCIDL: Recei	ive Idle Flag bit	t						
	Asynchronous	<u>s mode</u> :							
	1 = Receiver I 0 = Start bit bit	IS IDIE as been receiv	ed and the re	ceiver is receiv	vina				
	Synchronous	mode:			ing				
	Don't care								
bit 5	Unimplement	ted: Read as '	כי						
bit 4	SCKP: Synch	ronous Clock F	Polarity Select	t bit					
	Asynchronous	<u>s mode</u> :							
	1 = Transmit i 0 = Transmit r	nverted data to non-inverted da	o the TX/CK p ata to the TX/	in CK pin					
	Synchronous	mode:							
	1 = Data is clo 0 = Data is clo	ocked on rising	edge of the of the of the	clock clock					
bit 3	BRG16: 16-bi	it Baud Rate G	enerator bit						
	1 = 16-bit Ba	ud Rate Gener	ator is used						
	0 = 8-bit Bau	d Rate Genera	tor is used						
bit 2	Unimplement	ted: Read as '	כ'						
bit 1	WUE: Wake-u	up Enable bit							
	Asynchronous	<u>s mode</u> :	<i>.</i>						
	1 = Receiver	is waiting for a	falling edge.	No character	will be received,	byte RCIF will	be set. WUE		
0 = Receiver is operating normally									
	<u>Synchronous</u>	mode:	5						
	Don't care								
bit 0	ABDEN: Auto	-Baud Detect	Enable bit						
	Asynchronous	<u>s mode</u> :							
	1 = Auto-Bau	Id Detect mode	is enabled (clears when au	to-baud is comp	lete)			
	U = Auto-Bau Synchronous	iu Delect mode mode:	is disabled						
	Don't care	<u></u>							

REGISTER 26-3: BAUDCON: BAUD RATE CONTROL REGISTER

26.4 EUSART Synchronous Mode

Synchronous serial communications are typically used in systems with a single master and one or more slaves. The master device contains the necessary circuitry for baud rate generation and supplies the clock for all devices in the system. Slave devices can take advantage of the master clock by eliminating the internal clock generation circuitry.

There are two signal lines in Synchronous mode: a bidirectional data line and a clock line. Slaves use the external clock supplied by the master to shift the serial data into and out of their respective receive and transmit shift registers. Since the data line is bidirectional, synchronous operation is half-duplex only. Half-duplex refers to the fact that master and slave devices can receive and transmit data but not both simultaneously. The EUSART can operate as either a master or slave device.

Start and Stop bits are not used in synchronous transmissions.

26.4.1 SYNCHRONOUS MASTER MODE

The following bits are used to configure the EUSART for Synchronous Master operation:

- SYNC = 1
- CSRC = 1
- SREN = 0 (for transmit); SREN = 1 (for receive)
- CREN = 0 (for transmit); CREN = 1 (for receive)
- SPEN = 1

Setting the SYNC bit of the TXSTA register configures the device for synchronous operation. Setting the CSRC bit of the TXSTA register configures the device as a master. Clearing the SREN and CREN bits of the RCSTA register ensures that the device is in the Transmit mode, otherwise the device will be configured to receive. Setting the SPEN bit of the RCSTA register enables the EUSART.

26.4.1.1 Master Clock

Synchronous data transfers use a separate clock line, which is synchronous with the data. A device configured as a master transmits the clock on the TX/CK line. The TX/CK pin output driver is automatically enabled when the EUSART is configured for synchronous transmit or receive operation. Serial data bits change on the leading edge to ensure they are valid at the trailing edge of each clock. One clock cycle is generated for each data bit. Only as many clock cycles are generated as there are data bits.

26.4.1.2 Clock Polarity

A clock polarity option is provided for Microwire compatibility. Clock polarity is selected with the SCKP bit of the BAUDCON register. Setting the SCKP bit sets the clock Idle state as high. When the SCKP bit is set, the data changes on the falling edge of each clock. Clearing the SCKP bit sets the Idle state as low. When the SCKP bit is cleared, the data changes on the rising edge of each clock.

26.4.1.3 Synchronous Master Transmission

Data is transferred out of the device on the RX/DT pin. The RX/DT and TX/CK pin output drivers are automatically enabled when the EUSART is configured for synchronous master transmit operation.

A transmission is initiated by writing a character to the TXREG register. If the TSR still contains all or part of a previous character the new character data is held in the TXREG until the last bit of the previous character has been transmitted. If this is the first character, or the previous character has been completely flushed from the TSR, the data in the TXREG is immediately transferred to the TSR. The transmission of the character commences immediately following the transfer of the data to the TSR from the TXREG.

Each data bit changes on the leading edge of the master clock and remains valid until the subsequent leading clock edge.

Note:	The TSR register is not mapped in data
	memory, so it is not available to the user.

26.4.1.4 Synchronous Master Transmission Setup:

- Initialize the SPBRGH, SPBRGL register pair and the BRGH and BRG16 bits to achieve the desired baud rate (see Section 26.3 "EUSART Baud Rate Generator (BRG)").
- 2. Enable the synchronous master serial port by setting bits SYNC, SPEN and CSRC.
- 3. Disable Receive mode by clearing bits SREN and CREN.
- 4. Enable Transmit mode by setting the TXEN bit.
- 5. If 9-bit transmission is desired, set the TX9 bit.
- 6. If interrupts are desired, set the TXIE bit of the PIE1 register and the GIE and PEIE bits of the INTCON register.
- 7. If 9-bit transmission is selected, the ninth bit should be loaded in the TX9D bit.
- 8. Start transmission by loading data to the TXREG register.

REGISTER 27-2:	CPSCON1: CAPACITIVE SENSING CONTROL REGISTER 1
----------------	--

U-0	U-0	U-0	U-0	R/W-0/0 ⁽¹⁾	R/W-0/0	R/W-0/0	R/W-0/0
_	_	_	_		CPSC	H<3:0>	
bit 7							bit 0
Legend:							
R = Readable b	oit	W = Writable b	oit	U = Unimpleme	ented bit, read a	as '0'	
u = Bit is uncha	inged	x = Bit is unkn	own	-n/n = Value at	POR and BOR	/Value at all oth	er Resets
'1' = Bit is set	-	'0' = Bit is clea	red				
bit 7-4	Unimplemen	ted: Read as '0'					
bit 3-0	CPSCH<3:0>	: Capacitive Ser	sing Channe	I Select bits			
	<u>If CPSON = 0</u>						
	These bit	ts are ignored. N	lo channel is a	selected.			
	<u>If CPSON = 1</u>	;					
	0000 =	channel 0, (CP	S0)				
	0001 =	channel 1, (CP	S1)				
	0010 =	channel 2, (CP	S2)				
	0011 =	channel 3, (CP	S3)				
	0100 =	channel 4, (CP	S4)				
	0101 =	channel 5, (CP	S5)				
	0110 =	channel 6, (CP	S6)				
	0111 =	channel 7, (CP	S7)				
	1000 =	channel 8, (CP	S8) ⁽¹⁾				
	1001 =	channel 9, (CP	S9) ⁽¹⁾				
	1010 =	channel 10, (Cl	PS10)(1)				
	1011 =	channel 11, (CF	ייי(S11				
	1100 =	Reserved. Do r	iot use.				
	•						
	•						
	•						
	1111 =	Reserved. Do r	ot use.				

Note 1: These channels are only implemented on the PIC16(L)F1828.

TABLE 27-3:	SUMMARY OF REGISTERS	ASSOCIATED WITH	CAPACITIVE SENSING
-------------	----------------------	------------------------	---------------------------

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELA	_	—	-	ANSA4	—	ANSA2	ANSA1	ANSA0	122
ANSELC	ANSC7	ANSC6	_	—	ANSC3	ANSC2	ANSC1	ANSC0	133
CPSCON0	CPSON	CPSRM	—	-	CPSRN	G<1:0>	CPSOUT	TOXCS	319
CPSCON1	_	_	—	-		CPSCI	H<3:0>		320
INLVLA	-	_	INLVLA5	INLVLA4	INLVLA3	INLVLA2	INLVLA1	INLVLA0	123
INLVLB ⁽¹⁾	INLVLB7	INLVLB6	INLVLB5	INLVLB4	_				128
INLVLC	INLVLC7 ⁽¹⁾	INLVLC6 ⁽¹⁾	INLVLC5	INLVLC4	INLVLC3	INLVLC2	INLVLC1	INLVLC0	134
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	89
OPTION_REG	WPUEN	INTEDG	TMR0CS	TMR0SE	PSA	PS2	PS1	PS0	176
T1CON	TMR1CS1	TMR1CS0	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC		TMR10N	186
TRISA	_	_	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	121
TRISB ⁽¹⁾	TRISB7	TRISB6	TRISB5	TRISB4	_	_	-	-	127
TRISC	TRISC7 ⁽¹⁾	TRISC6 ⁽¹⁾	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	132

Legend: — = Unimplemented locations, read as '0'. Shaded cells are not used by the capacitive sensing module.

Note 1: PIC16(L)F1828 only.



FIGURE 31-10: IDD MAXIMUM, EC OSCILLATOR, MEDIUM-POWER MODE,







20-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	N	IILLIMETER	S	
Dimension	MIN	NOM	MAX	
Contact Pitch	E		1.27 BSC	
Contact Pad Spacing	С		9.40	
Contact Pad Width (X20)	Х			0.60
Contact Pad Length (X20)	Y			1.95
Distance Between Pads	Gx	0.67		
Distance Between Pads	G	7.45		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2094A