



Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                                                                 |
|----------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Obsolete                                                                                                                                                                        |
| Core Processor             | R8C                                                                                                                                                                             |
| Core Size                  | 16-Bit                                                                                                                                                                          |
| Speed                      | 20MHz                                                                                                                                                                           |
| Connectivity               | CANbus, I <sup>2</sup> C, LINbus, SIO, SSU, UART/USART                                                                                                                          |
| Peripherals                | POR, PWM, Voltage Detect, WDT                                                                                                                                                   |
| Number of I/O              | 43                                                                                                                                                                              |
| Program Memory Size        | 32KB (32K x 8)                                                                                                                                                                  |
| Program Memory Type        | FLASH                                                                                                                                                                           |
| EEPROM Size                | -                                                                                                                                                                               |
| RAM Size                   | 2.5K x 8                                                                                                                                                                        |
| Voltage - Supply (Vcc/Vdd) | 2.7V ~ 5.5V                                                                                                                                                                     |
| Data Converters            | A/D 12x10b                                                                                                                                                                      |
| Oscillator Type            | Internal                                                                                                                                                                        |
| Operating Temperature      | -40°C ~ 85°C (TA)                                                                                                                                                               |
| Mounting Type              | Surface Mount                                                                                                                                                                   |
| Package / Case             | 48-LQFP                                                                                                                                                                         |
| Supplier Device Package    | 48-LQFP (7x7)                                                                                                                                                                   |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f21346xjfp-w4">https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f21346xjfp-w4</a> |

**Table 1.4 Specifications for R8C/34X Group (2)**

| Item                                        | Function | Specification                                                                                                                                                                                                                                                                                                         |
|---------------------------------------------|----------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Serial Interface                            | UART0    | 1 channel<br>Clock synchronous serial I/O, UART                                                                                                                                                                                                                                                                       |
|                                             | UART2    | 1 channel<br>Clock synchronous serial I/O, UART, I <sup>2</sup> C mode (I <sup>2</sup> C-bus), IE mode (IEBus), multiprocessor communication function                                                                                                                                                                 |
| Synchronous Serial Communication Unit (SSU) |          | 1 channel                                                                                                                                                                                                                                                                                                             |
| LIN Module                                  |          | Hardware LIN: 1 (timer RA, UART0)                                                                                                                                                                                                                                                                                     |
| CAN Module                                  |          | 1 channel, 16 Mailboxes (conforms to the ISO 11898-1)                                                                                                                                                                                                                                                                 |
| A/D Converter                               |          | 10-bit resolution × 12 channels, includes sample and hold function, with sweep mode                                                                                                                                                                                                                                   |
| Flash Memory                                |          | <ul style="list-style-type: none"> <li>• Programming and erasure voltage: VCC = 2.7 to 5.5 V</li> <li>• Programming and erasure endurance: 100 times (program ROM)</li> <li>• Program security: ROM code protect, ID code check</li> <li>• Debug functions: On-chip debug, on-board flash rewrite function</li> </ul> |
| Operating Frequency/Supply Voltage          |          | f(XIN) = 20 MHz (VCC = 2.7 to 5.5 V)                                                                                                                                                                                                                                                                                  |
| Current Consumption                         |          | Typ. 7 mA (VCC = 5.0 V, f(XIN) = 20 MHz)                                                                                                                                                                                                                                                                              |
| Operating Ambient Temperature               |          | -40 to 85°C (J version)<br>-40 to 125°C (K version) <sup>(1)</sup>                                                                                                                                                                                                                                                    |
| Package                                     |          | 48-pin LQFP<br>Package code: PLQP0048KB-A (previous code: 48P6Q-A)                                                                                                                                                                                                                                                    |

Note:


1. Specify the K version if K version functions are to be used.

**Table 1.7 Specifications for R8C/34Z Group (1)**

| Item                           | Function                  | Specification                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
|--------------------------------|---------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| CPU                            | Central processing unit   | R8C CPU core <ul style="list-style-type: none"> <li>• Number of fundamental instructions: 89</li> <li>• Minimum instruction execution time: 50 ns (<math>f(XIN) = 20</math> MHz, <math>VCC = 2.7</math> to <math>5.5</math> V)</li> <li>• Multiplier: 16 bits <math>\times</math> 16 bits <math>\rightarrow</math> 32 bits</li> <li>• Multiply-accumulate instruction: 16 bits <math>\times</math> 16 bits + 32 bits <math>\rightarrow</math> 32 bits</li> <li>• Operating mode: Single-chip mode (address space: 1 Mbyte)</li> </ul>                         |
| Memory                         | ROM, RAM, Data flash      | Refer to <b>Table 1.12 Product List for R8C/34Z Group</b> .                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
| Power Supply Voltage Detection | Voltage detection circuit | <ul style="list-style-type: none"> <li>• Power-on reset</li> <li>• Voltage detection 3 (detection level of voltage detection 1 selectable)</li> </ul>                                                                                                                                                                                                                                                                                                                                                                                                         |
| I/O Ports                      | Programmable I/O ports    | <ul style="list-style-type: none"> <li>• Input-only: 1 pin</li> <li>• CMOS I/O ports: 43, selectable pull-up resistor</li> </ul>                                                                                                                                                                                                                                                                                                                                                                                                                              |
| Clock                          | Clock generation circuits | 3 circuits: XIN clock oscillation circuit (with on-chip feedback resistor), High-speed on-chip oscillator (with frequency adjustment function), Low-speed on-chip oscillator <ul style="list-style-type: none"> <li>• Oscillation stop detection: XIN clock oscillation stop detection function</li> <li>• Frequency divider circuit: Dividing selectable 1, 2, 4, 8, and 16</li> <li>• Low power consumption modes: Standard operating mode (high-speed clock, high-speed on-chip oscillator, low-speed on-chip oscillator), wait mode, stop mode</li> </ul> |
| Interrupts                     |                           | <ul style="list-style-type: none"> <li>• Interrupt vectors: 69</li> <li>• External: 9 sources (<math>INT \times 5</math>, key input <math>\times 4</math>)</li> <li>• Priority levels: 7 levels</li> </ul>                                                                                                                                                                                                                                                                                                                                                    |
| Watchdog Timer                 |                           | <ul style="list-style-type: none"> <li>• 14 bits <math>\times</math> 1 (with prescaler)</li> <li>• Reset start selectable</li> <li>• Low-speed on-chip oscillator for watchdog timer selectable</li> </ul>                                                                                                                                                                                                                                                                                                                                                    |
| DTC (Data Transfer Controller) |                           | <ul style="list-style-type: none"> <li>• 1 channel</li> <li>• Activation sources: 31</li> <li>• Transfer modes: 2 (normal mode, repeat mode)</li> </ul>                                                                                                                                                                                                                                                                                                                                                                                                       |
| Timer                          | Timer RA                  | 8 bits (with 8-bit prescaler) $\times$ 1<br>Timer mode (period timer), pulse output mode (output level inverted every period), event counter mode, pulse width measurement mode, pulse period measurement mode                                                                                                                                                                                                                                                                                                                                                |
|                                | Timer RB                  | 8 bits (with 8-bit prescaler) $\times$ 1<br>Timer mode (period timer), programmable waveform generation mode (PWM output), programmable one-shot generation mode, programmable wait one-shot generation mode                                                                                                                                                                                                                                                                                                                                                  |
|                                | Timer RC                  | 16 bits (with 4 capture/compare registers) $\times$ 1<br>Timer mode (input capture function, output compare function), PWM mode (output 3 pins), PWM2 mode (PWM output pin)                                                                                                                                                                                                                                                                                                                                                                                   |
|                                | Timer RD                  | 16 bits (with 4 capture/compare registers) $\times$ 2<br>Timer mode (input capture function, output compare function), PWM mode (output 6 pins), reset synchronous PWM mode (output three-phase waveforms (6 pins), sawtooth wave modulation), complementary PWM mode (output three-phase waveforms (6 pins), triangular wave modulation), PWM3 mode (PWM output 2 pins with fixed period)                                                                                                                                                                    |
|                                | Timer RE                  | 8 bits $\times$ 1<br>Output compare mode                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |


**Table 1.11 Product List for R8C/34Y Group****Current of Jan 2013**

| Part No.     | ROM Capacity |             | RAM Capacity | Package Type | Remarks   |
|--------------|--------------|-------------|--------------|--------------|-----------|
|              | Program ROM  | Data flash  |              |              |           |
| R5F21346YJFP | 32 Kbytes    | 1 Kbyte × 4 | 2.5 Kbytes   | PLQP0048KB-A | J version |
| R5F21347YJFP | 48 Kbytes    | 1 Kbyte × 4 | 4 Kbytes     | PLQP0048KB-A |           |
| R5F21348YJFP | 64 Kbytes    | 1 Kbyte × 4 | 6 Kbytes     | PLQP0048KB-A |           |
| R5F2134AYJFP | 96 Kbytes    | 1 Kbyte × 4 | 8 Kbytes     | PLQP0048KB-A |           |
| R5F2134CYJFP | 128 Kbytes   | 1 Kbyte × 4 | 10 Kbytes    | PLQP0048KB-A |           |
| R5F21346YKFP | 32 Kbytes    | 1 Kbyte × 4 | 2.5 Kbytes   | PLQP0048KB-A | K version |
| R5F21347YKFP | 48 Kbytes    | 1 Kbyte × 4 | 4 Kbytes     | PLQP0048KB-A |           |
| R5F21348YKFP | 64 Kbytes    | 1 Kbyte × 4 | 6 Kbytes     | PLQP0048KB-A |           |
| R5F2134AYKFP | 96 Kbytes    | 1 Kbyte × 4 | 8 Kbytes     | PLQP0048KB-A |           |
| R5F2134CYKFP | 128 Kbytes   | 1 Kbyte × 4 | 10 Kbytes    | PLQP0048KB-A |           |

**Figure 1.3 Part Number, Memory Size, and Package of R8C/34Y Group**

**Table 1.12 Product List for R8C/34Z Group****Current of Jan 2013**

| Part No.     | ROM Capacity | RAM Capacity | Package Type | Remarks   |
|--------------|--------------|--------------|--------------|-----------|
|              | Program ROM  |              |              |           |
| R5F21346ZJFP | 32 Kbytes    | 2.5 Kbytes   | PLQP0048KB-A | J version |
| R5F21347ZJFP | 48 Kbytes    | 4 Kbytes     | PLQP0048KB-A |           |
| R5F21348ZJFP | 64 Kbytes    | 6 Kbytes     | PLQP0048KB-A |           |
| R5F2134AZJFP | 96 Kbytes    | 8 Kbytes     | PLQP0048KB-A |           |
| R5F2134CZJFP | 128 Kbytes   | 10 Kbytes    | PLQP0048KB-A |           |
| R5F21346ZKFP | 32 Kbytes    | 2.5 Kbytes   | PLQP0048KB-A | K version |
| R5F21347ZKFP | 48 Kbytes    | 4 Kbytes     | PLQP0048KB-A |           |
| R5F21348ZKFP | 64 Kbytes    | 6 Kbytes     | PLQP0048KB-A |           |
| R5F2134AZKFP | 96 Kbytes    | 8 Kbytes     | PLQP0048KB-A |           |
| R5F2134CZKFP | 128 Kbytes   | 10 Kbytes    | PLQP0048KB-A |           |

**Figure 1.4 Part Number, Memory Size, and Package of R8C/34Z Group**

**Table 1.14 Pin Name Information by Pin Number (2)**

| Pin Number | Control Pin | Port | I/O Pin Functions for Peripheral Modules |                   |                                        |     |                |                                         |
|------------|-------------|------|------------------------------------------|-------------------|----------------------------------------|-----|----------------|-----------------------------------------|
|            |             |      | Interrupt                                | Timer             | Serial Interface                       | SSU | CAN Module (2) | A/D Converter Voltage Detection Circuit |
| 27         |             | P6_7 | $\overline{\text{INT3}}$ (1)             | TRCIOD            | (RXD2)/(SCL2)<br>(1)                   |     |                |                                         |
| 28         |             | P1_2 | $\overline{\text{KI2}}$                  | TRCIOB            |                                        |     |                | AN10                                    |
| 29         |             | P1_1 | $\overline{\text{KI1}}$                  | TRCIOA/<br>TRCTRG |                                        |     |                | AN9                                     |
| 30         |             | P1_0 | $\overline{\text{KI0}}$                  |                   |                                        |     |                | AN8                                     |
| 31         |             | P3_1 |                                          | (TRBO)<br>(1)     |                                        |     |                |                                         |
| 32         |             | P3_0 |                                          | (TRAO)<br>(1)     |                                        |     |                |                                         |
| 33         |             | P6_5 | $\overline{\text{INT4}}$                 |                   | (CLK2) (1)                             |     |                |                                         |
| 34         |             | P6_4 |                                          |                   |                                        |     |                |                                         |
| 35         |             | P6_3 |                                          |                   |                                        |     |                |                                         |
| 36         |             | P0_7 |                                          |                   |                                        |     |                | AN0                                     |
| 37         |             | P0_6 |                                          |                   |                                        |     |                | AN1                                     |
| 38         |             | P0_5 |                                          |                   |                                        |     |                | AN2                                     |
| 39         |             | P0_4 |                                          | TREO              |                                        |     |                | AN3                                     |
| 40         |             | P4_2 |                                          |                   |                                        |     |                | VREF                                    |
| 41         |             | P6_0 |                                          | (TREO)<br>(1)     |                                        |     |                |                                         |
| 42         |             | P6_2 |                                          |                   |                                        |     | CRX0 (2)       |                                         |
| 43         |             | P6_1 |                                          |                   |                                        |     | CTX0 (2)       |                                         |
| 44         |             | P0_3 |                                          |                   |                                        |     |                | AN4                                     |
| 45         |             | P0_2 |                                          |                   |                                        |     |                | AN5                                     |
| 46         |             | P0_1 |                                          |                   |                                        |     |                | AN6                                     |
| 47         |             | P0_0 |                                          |                   |                                        |     |                | AN7                                     |
| 48         |             | P3_7 |                                          | (TRAO)<br>(1)     | (TXD2)/(SDA2)/<br>(RXD2)/(SCL2)<br>(1) | SSO |                |                                         |

**Notes:**

1. This can be assigned to the pin in parentheses by a program.
2. Only for the R8C/34W Group and R8C/34X Group.

## 1.5 Pin Functions

Tables 1.15 and 1.16 list Pin Functions.

**Table 1.15 Pin Functions (1)**

| Item                      | Pin Name                                                               | I/O Type | Description                                                                                                                                                                                                                                        |
|---------------------------|------------------------------------------------------------------------|----------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Power supply input        | VCC, VSS                                                               | –        | Apply 2.7 V to 5.5 V to the VCC pin. Apply 0 V to the VSS pin.                                                                                                                                                                                     |
| Analog power supply input | AVCC, AVSS                                                             | –        | Power supply for the A/D converter.<br>Connect a capacitor between AVCC and AVSS.                                                                                                                                                                  |
| Reset input               | $\overline{\text{RESET}}$                                              | I        | Input “L” on this pin resets the MCU.                                                                                                                                                                                                              |
| MODE                      | MODE                                                                   | I        | Connect this pin to VCC via a resistor.                                                                                                                                                                                                            |
| XIN clock input           | XIN                                                                    | I        | These pins are provided for XIN clock generation circuit I/O.<br>Connect a ceramic resonator or a crystal oscillator between the XIN and XOUT pins <sup>(1)</sup> . To use an external clock, input it to the XOUT pin and leave the XIN pin open. |
| XIN clock output          | XOUT                                                                   | I/O      |                                                                                                                                                                                                                                                    |
| INT interrupt input       | $\overline{\text{INT0}}$ to $\overline{\text{INT4}}$                   | I        | $\overline{\text{INT}}$ interrupt input pins.                                                                                                                                                                                                      |
| Key input interrupt       | $\overline{\text{KI0}}$ to $\overline{\text{KI3}}$                     | I        | Key input interrupt input pins                                                                                                                                                                                                                     |
| Timer RA                  | TRAIO                                                                  | I/O      | Timer RA I/O pin                                                                                                                                                                                                                                   |
|                           | TRA0                                                                   | O        | Timer RA output pin                                                                                                                                                                                                                                |
| Timer RB                  | TRBO                                                                   | O        | Timer RB output pin                                                                                                                                                                                                                                |
| Timer RC                  | TRCCLK                                                                 | I        | External clock input pin                                                                                                                                                                                                                           |
|                           | TRCTR $\overline{\text{G}}$                                            | I        | External trigger input pin                                                                                                                                                                                                                         |
|                           | TRCIOA, TRCIOB, TRCIOC, TRCIOD                                         | I/O      | Timer RC I/O pins                                                                                                                                                                                                                                  |
| Timer RD                  | TRDIOA0, TRDIOA1, TRDIOB0, TRDIOB1, TRDIOC0, TRDIOC1, TRDIOD0, TRDIOD1 | I/O      | Timer RD I/O pins                                                                                                                                                                                                                                  |
|                           | TRDCLK                                                                 | I        | External clock input pin                                                                                                                                                                                                                           |
| Timer RE                  | TREO                                                                   | O        | Divided clock output pin                                                                                                                                                                                                                           |
| Serial interface          | CLK0, CLK2                                                             | I/O      | Transfer clock I/O pins                                                                                                                                                                                                                            |
|                           | RXD0, RXD2                                                             | I        | Serial data input pins                                                                                                                                                                                                                             |
|                           | TXD0, TXD2                                                             | O        | Serial data output pins                                                                                                                                                                                                                            |
|                           | $\overline{\text{CTS2}}$                                               | I        | Transmission control input pin                                                                                                                                                                                                                     |
|                           | $\overline{\text{RTS2}}$                                               | O        | Reception control output pin                                                                                                                                                                                                                       |
|                           | SCL2                                                                   | I/O      | I <sup>2</sup> C mode clock I/O pin                                                                                                                                                                                                                |
|                           | SDA2                                                                   | I/O      | I <sup>2</sup> C mode data I/O pin                                                                                                                                                                                                                 |
| SSU                       | SSI                                                                    | I/O      | Data I/O pin                                                                                                                                                                                                                                       |
|                           | $\overline{\text{SCS}}$                                                | I/O      | Chip-select signal I/O pin                                                                                                                                                                                                                         |
|                           | SSCK                                                                   | I/O      | Clock I/O pin                                                                                                                                                                                                                                      |
|                           | SSO                                                                    | I/O      | Data I/O pin                                                                                                                                                                                                                                       |

I: Input      O: Output      I/O: Input and output

Note:

1. Refer to the oscillator manufacturer for oscillation characteristics.

## 3. Memory

### 3.1 R8C/34W Group

Figure 3.1 is a Memory Map of R8C/34W Group. The R8C/34W Group has a 1-Mbyte address space from addresses 00000h to FFFFFh. The internal ROM (program ROM) is allocated lower addresses, beginning with address 0FFFFh. For example, a 48-Kbyte internal ROM area is allocated addresses 04000h to 0FFFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. The starting address of each interrupt routine is stored here.

The internal ROM (data flash) is allocated addresses 03000h to 03FFFh.

The internal RAM is allocated higher addresses, beginning with address 00400h. For example, a 4-Kbyte internal RAM area is allocated addresses 00400h to 013FFh. The internal RAM is used not only for data storage but also as a stack area when a subroutine is called or when an interrupt request is acknowledged.

Special function registers (SFRs) are allocated addresses 00000h to 002FFh and 02C00h to 02FFFh (the SFR areas for the CAN, DTC, and other modules). Peripheral function control registers are allocated here. All unallocated spaces within the SFRs are reserved and cannot be accessed by users.




Figure 3.1 Memory Map of R8C/34W Group

### 3.2 R8C/34X Group

Figure 3.2 is a Memory Map of R8C/34X Group. The R8C/34X Group has a 1-Mbyte address space from addresses 00000h to FFFFFh. The internal ROM (program ROM) is allocated lower addresses, beginning with address 00000h. For example, a 48-Kbyte internal ROM area is allocated addresses 04000h to 0FFFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. The starting address of each interrupt routine is stored here.

The internal RAM is allocated higher addresses, beginning with address 00400h. For example, a 4-Kbyte internal RAM area is allocated addresses 00400h to 013FFh. The internal RAM is used not only for data storage but also as a stack area when a subroutine is called or when an interrupt request is acknowledged.

Special function registers (SFRs) are allocated addresses 00000h to 002FFh and 02C00h to 02FFFh (the SFR areas for the CAN, DTC, and other modules). Peripheral function control registers are allocated here. All unallocated spaces within the SFRs are reserved and cannot be accessed by users.




Figure 3.2 Memory Map of R8C/34X Group

## 4. Special Function Registers (SFRs)

An SFR (special function register) is a control register for a peripheral function. Tables 4.1 to 4.17 list the special function registers. Table 4.18 lists the ID Code Areas and Option Function Select Area.

**Table 4.1 SFR Information (1) (1)**

| Address | Register                                         | Symbol   | After reset                    |
|---------|--------------------------------------------------|----------|--------------------------------|
| 0000h   |                                                  |          |                                |
| 0001h   |                                                  |          |                                |
| 0002h   |                                                  |          |                                |
| 0003h   |                                                  |          |                                |
| 0004h   | Processor Mode Register 0                        | PM0      | 00h                            |
| 0005h   | Processor Mode Register 1                        | PM1      | 00h                            |
| 0006h   | System Clock Control Register 0                  | CM0      | 00101000b                      |
| 0007h   | System Clock Control Register 1                  | CM1      | 00100000b                      |
| 0008h   | Module Standby Control Register                  | MSTCR    | 00h                            |
| 0009h   | System Clock Control Register 3                  | CM3      | 00h                            |
| 000Ah   | Protect Register                                 | PRCR     | 00h                            |
| 000Bh   | Reset Source Determination Register              | RSTFR    | 0XXXXXXb (2)                   |
| 000Ch   | Oscillation Stop Detection Register              | OCD      | 00000100b                      |
| 000Dh   | Watchdog Timer Reset Register                    | WDTR     | XXh                            |
| 000Eh   | Watchdog Timer Start Register                    | WDTS     | XXh                            |
| 000Fh   | Watchdog Timer Control Register                  | WDTC     | 00111111b                      |
| 0010h   |                                                  |          |                                |
| 0011h   |                                                  |          |                                |
| 0012h   |                                                  |          |                                |
| 0013h   |                                                  |          |                                |
| 0014h   |                                                  |          |                                |
| 0015h   | High-Speed On-Chip Oscillator Control Register 7 | FRA7     | When shipping                  |
| 0016h   |                                                  |          |                                |
| 0017h   |                                                  |          |                                |
| 0018h   |                                                  |          |                                |
| 0019h   |                                                  |          |                                |
| 001Ah   |                                                  |          |                                |
| 001Bh   |                                                  |          |                                |
| 001Ch   | Count Source Protection Mode Register            | CSPR     | 00h<br>10000000b (3)           |
| 001Dh   |                                                  |          |                                |
| 001Eh   |                                                  |          |                                |
| 001Fh   |                                                  |          |                                |
| 0020h   |                                                  |          |                                |
| 0021h   |                                                  |          |                                |
| 0022h   |                                                  |          |                                |
| 0023h   | High-Speed On-Chip Oscillator Control Register 0 | FRA0     | 00h                            |
| 0024h   | High-Speed On-Chip Oscillator Control Register 1 | FRA1     | When shipping                  |
| 0025h   | High-Speed On-Chip Oscillator Control Register 2 | FRA2     | 00h                            |
| 0026h   | On-Chip Reference Voltage Control Register       | OCVREFCR | 00h                            |
| 0027h   |                                                  |          |                                |
| 0028h   |                                                  |          |                                |
| 0029h   | High-Speed On-Chip Oscillator Control Register 4 | FRA4     | When Shipping                  |
| 002Ah   | High-Speed On-Chip Oscillator Control Register 5 | FRA5     | When Shipping                  |
| 002Bh   | High-Speed On-Chip Oscillator Control Register 6 | FRA6     | When Shipping                  |
| 002Ch   |                                                  |          |                                |
| 002Dh   |                                                  |          |                                |
| 002Eh   |                                                  |          |                                |
| 002Fh   | High-Speed On-Chip Oscillator Control Register 3 | FRA3     | When shipping                  |
| 0030h   | Voltage Monitor Circuit Control Register         | CMPA     | 00h                            |
| 0031h   | Voltage Monitor Circuit Edge Select Register     | VCAC     | 00h                            |
| 0032h   |                                                  |          |                                |
| 0033h   | Voltage Detect Register 1                        | VCA1     | 00001000b                      |
| 0034h   | Voltage Detect Register 2                        | VCA2     | 00h (4)<br>00100000b (5)       |
| 0035h   |                                                  |          |                                |
| 0036h   | Voltage Detection 1 Level Select Register        | VD1LS    | 00000111b                      |
| 0037h   |                                                  |          |                                |
| 0038h   | Voltage Monitor 0 Circuit Control Register       | VW0C     | 1100X010b (4)<br>1100X011b (5) |
| 0039h   | Voltage Monitor 1 Circuit Control Register       | VW1C     | 10001010b                      |

X: Undefined

Notes:

1. The blank areas are reserved and cannot be accessed by users.
2. The CWR bit in the RSTFR register is set to 0 after power-on and voltage monitor 0 reset. Hardware reset, Software reset, or watchdog timer reset does not affect this bit.
3. The CSPROINI bit in the OFS register is set to 0.
4. The LVDAS bit in the OFS register is set to 1.
5. The LVDAS bit in the OFS register is set to 0.

**Table 4.2 SFR Information (2) (1)**

| Address | Register                                                 | Symbol  | After reset |
|---------|----------------------------------------------------------|---------|-------------|
| 003Ah   | Voltage Monitor 2 Circuit Control Register               | VW2C    | 10000010b   |
| 003Bh   |                                                          |         |             |
| 003Ch   |                                                          |         |             |
| 003Dh   |                                                          |         |             |
| 003Eh   |                                                          |         |             |
| 003Fh   |                                                          |         |             |
| 0040h   |                                                          |         |             |
| 0041h   | Flash Memory Ready Interrupt Control Register            | FMRDYIC | XXXXX000b   |
| 0042h   |                                                          |         |             |
| 0043h   |                                                          |         |             |
| 0044h   |                                                          |         |             |
| 0045h   |                                                          |         |             |
| 0046h   | INT4 Interrupt Control Register                          | INT4IC  | XX00X000b   |
| 0047h   | Timer RC Interrupt Control Register                      | TRCIC   | XXXXX000b   |
| 0048h   | Timer RD0 Interrupt Control Register                     | TRD0IC  | XXXXX000b   |
| 0049h   | Timer RD1 Interrupt Control Register                     | TRD1IC  | XXXXX000b   |
| 004Ah   | Timer RE Interrupt Control Register                      | TREIC   | XXXXX000b   |
| 004Bh   | UART2 Transmit Interrupt Control Register                | S2TIC   | XXXXX000b   |
| 004Ch   | UART2 Receive Interrupt Control Register                 | S2RIC   | XXXXX000b   |
| 004Dh   | Key Input Interrupt Control Register                     | KUPIC   | XXXXX000b   |
| 004Eh   | A/D Conversion Interrupt Control Register                | ADIC    | XXXXX000b   |
| 004Fh   | SSU Interrupt Control Register                           | SSUIC   | XXXXX000b   |
| 0050h   |                                                          |         |             |
| 0051h   | UART0 Transmit Interrupt Control Register                | S0TIC   | XXXXX000b   |
| 0052h   | UART0 Receive Interrupt Control Register                 | S0RIC   | XXXXX000b   |
| 0053h   |                                                          |         |             |
| 0054h   |                                                          |         |             |
| 0055h   | INT2 Interrupt Control Register                          | INT2IC  | XX00X000b   |
| 0056h   | Timer RA Interrupt Control Register                      | TRAIC   | XXXXX000b   |
| 0057h   |                                                          |         |             |
| 0058h   | Timer RB Interrupt Control Register                      | TRBIC   | XXXXX000b   |
| 0059h   | INT1 Interrupt Control Register                          | INT1IC  | XX00X000b   |
| 005Ah   | INT3 Interrupt Control Register                          | INT3IC  | XX00X000b   |
| 005Bh   |                                                          |         |             |
| 005Ch   |                                                          |         |             |
| 005Dh   | INT0 Interrupt Control Register                          | INT0IC  | XX00X000b   |
| 005Eh   | UART2 Bus Collision Detection Interrupt Control Register | U2BCNIC | XXXXX000b   |
| 005Fh   |                                                          |         |             |
| 0060h   |                                                          |         |             |
| 0061h   |                                                          |         |             |
| 0062h   |                                                          |         |             |
| 0063h   |                                                          |         |             |
| 0064h   |                                                          |         |             |
| 0065h   |                                                          |         |             |
| 0066h   |                                                          |         |             |
| 0067h   |                                                          |         |             |
| 0068h   |                                                          |         |             |
| 0069h   |                                                          |         |             |
| 006Ah   |                                                          |         |             |
| 006Bh   |                                                          |         |             |
| 006Ch   | CAN0 Reception Complete Interrupt Control Register       | C0RIC   | XXXXX000b   |
| 006Dh   | CAN0 Transmission Complete Interrupt Control Register    | C0TIC   | XXXXX000b   |
| 006Eh   | CAN0 Receive FIFO Interrupt Control Register             | C0FRIC  | XXXXX000b   |
| 006Fh   | CAN0 Transmit FIFO Interrupt Control Register            | C0FTIC  | XXXXX000b   |
| 0070h   | CAN0 Error Interrupt Control Register                    | C0EIC   | XXXXX000b   |
| 0071h   | CAN0 Wake-up Interrupt Control Register                  | C0WIC   | XXXXX000b   |
| 0072h   | Voltage Monitor 1 Interrupt Control Register             | VCMP1IC | XXXXX000b   |
| 0073h   | Voltage Monitor 2 Interrupt Control Register             | VCMP2IC | XXXXX000b   |
| 0074h   |                                                          |         |             |
| 0075h   |                                                          |         |             |
| 0076h   |                                                          |         |             |
| 0077h   |                                                          |         |             |
| 0078h   |                                                          |         |             |
| 0079h   |                                                          |         |             |
| 007Ah   |                                                          |         |             |
| 007Bh   |                                                          |         |             |
| 007Ch   |                                                          |         |             |
| 007Dh   |                                                          |         |             |
| 007Eh   |                                                          |         |             |
| 007Fh   |                                                          |         |             |

X: Undefined

Note:

1. The blank areas are reserved and cannot be accessed by users.

**Table 4.6 SFR Information (6) (1)**

| Address | Register                                          | Symbol   | After reset |
|---------|---------------------------------------------------|----------|-------------|
| 0140h   | Timer RD Control Register 0                       | TRDCR0   | 00h         |
| 0141h   | Timer RD I/O Control Register A0                  | TRDIOA0  | 10001000b   |
| 0142h   | Timer RD I/O Control Register C0                  | TRDIORC0 | 10001000b   |
| 0143h   | Timer RD Status Register 0                        | TRDSR0   | 11100000b   |
| 0144h   | Timer RD Interrupt Enable Register 0              | TRDIER0  | 11100000b   |
| 0145h   | Timer RD PWM Mode Output Level Control Register 0 | TRDPOCR0 | 11111000b   |
| 0146h   | Timer RD Counter 0                                | TRD0     | 00h         |
| 0147h   |                                                   |          | 00h         |
| 0148h   | Timer RD General Register A0                      | TRDGRA0  | FFh         |
| 0149h   |                                                   |          | FFh         |
| 014Ah   | Timer RD General Register B0                      | TRDGRB0  | FFh         |
| 014Bh   |                                                   |          | FFh         |
| 014Ch   | Timer RD General Register C0                      | TRDGRC0  | FFh         |
| 014Dh   |                                                   |          | FFh         |
| 014Eh   | Timer RD General Register D0                      | TRDGRD0  | FFh         |
| 014Fh   |                                                   |          | FFh         |
| 0150h   | Timer RD Control Register 1                       | TRDCR1   | 00h         |
| 0151h   | Timer RD I/O Control Register A1                  | TRDIOA1  | 10001000b   |
| 0152h   | Timer RD I/O Control Register C1                  | TRDIORC1 | 10001000b   |
| 0153h   | Timer RD Status Register 1                        | TRDSR1   | 11000000b   |
| 0154h   | Timer RD Interrupt Enable Register 1              | TRDIER1  | 11100000b   |
| 0155h   | Timer RD PWM Mode Output Level Control Register 1 | TRDPOCR1 | 11111000b   |
| 0156h   | Timer RD Counter 1                                | TRD1     | 00h         |
| 0157h   |                                                   |          | 00h         |
| 0158h   | Timer RD General Register A1                      | TRDGRA1  | FFh         |
| 0159h   |                                                   |          | FFh         |
| 015Ah   | Timer RD General Register B1                      | TRDGRB1  | FFh         |
| 015Bh   |                                                   |          | FFh         |
| 015Ch   | Timer RD General Register C1                      | TRDGRC1  | FFh         |
| 015Dh   |                                                   |          | FFh         |
| 015Eh   | Timer RD General Register D1                      | TRDGRD1  | FFh         |
| 015Fh   |                                                   |          | FFh         |
| 0160h   |                                                   |          |             |
| 0161h   |                                                   |          |             |
| 0162h   |                                                   |          |             |
| 0163h   |                                                   |          |             |
| 0164h   |                                                   |          |             |
| 0165h   |                                                   |          |             |
| 0166h   |                                                   |          |             |
| 0167h   |                                                   |          |             |
| 0168h   |                                                   |          |             |
| 0169h   |                                                   |          |             |
| 016Ah   |                                                   |          |             |
| 016Bh   |                                                   |          |             |
| 016Ch   |                                                   |          |             |
| 016Dh   |                                                   |          |             |
| 016Eh   |                                                   |          |             |
| 016Fh   |                                                   |          |             |
| 0170h   |                                                   |          |             |
| 0171h   |                                                   |          |             |
| 0172h   |                                                   |          |             |
| 0173h   |                                                   |          |             |
| 0174h   |                                                   |          |             |
| 0175h   |                                                   |          |             |
| 0176h   |                                                   |          |             |
| 0177h   |                                                   |          |             |
| 0178h   |                                                   |          |             |
| 0179h   |                                                   |          |             |
| 017Ah   |                                                   |          |             |
| 017Bh   |                                                   |          |             |
| 017Ch   |                                                   |          |             |
| 017Dh   |                                                   |          |             |
| 017Eh   |                                                   |          |             |
| 017Fh   |                                                   |          |             |

X: Undefined

Note:

1. The blank areas are reserved and cannot be accessed by users.

**Table 4.10 SFR Information (10) <sup>(1)</sup>**

| Address | Register            | Symbol | After reset |
|---------|---------------------|--------|-------------|
| 2C70h   | DTC Control Data 6  | DTCD6  | XXh         |
| 2C71h   |                     |        | XXh         |
| 2C72h   |                     |        | XXh         |
| 2C73h   |                     |        | XXh         |
| 2C74h   |                     |        | XXh         |
| 2C75h   |                     |        | XXh         |
| 2C76h   |                     |        | XXh         |
| 2C77h   |                     |        | XXh         |
| 2C78h   | DTC Control Data 7  | DTCD7  | XXh         |
| 2C79h   |                     |        | XXh         |
| 2C7Ah   |                     |        | XXh         |
| 2C7Bh   |                     |        | XXh         |
| 2C7Ch   |                     |        | XXh         |
| 2C7Dh   |                     |        | XXh         |
| 2C7Eh   |                     |        | XXh         |
| 2C7Fh   |                     |        | XXh         |
| 2C80h   | DTC Control Data 8  | DTCD8  | XXh         |
| 2C81h   |                     |        | XXh         |
| 2C82h   |                     |        | XXh         |
| 2C83h   |                     |        | XXh         |
| 2C84h   |                     |        | XXh         |
| 2C85h   |                     |        | XXh         |
| 2C86h   |                     |        | XXh         |
| 2C87h   |                     |        | XXh         |
| 2C88h   | DTC Control Data 9  | DTCD9  | XXh         |
| 2C89h   |                     |        | XXh         |
| 2C8Ah   |                     |        | XXh         |
| 2C8Bh   |                     |        | XXh         |
| 2C8Ch   |                     |        | XXh         |
| 2C8Dh   |                     |        | XXh         |
| 2C8Eh   |                     |        | XXh         |
| 2C8Fh   |                     |        | XXh         |
| 2C90h   | DTC Control Data 10 | DTCD10 | XXh         |
| 2C91h   |                     |        | XXh         |
| 2C92h   |                     |        | XXh         |
| 2C93h   |                     |        | XXh         |
| 2C94h   |                     |        | XXh         |
| 2C95h   |                     |        | XXh         |
| 2C96h   |                     |        | XXh         |
| 2C97h   |                     |        | XXh         |
| 2C98h   | DTC Control Data 11 | DTCD11 | XXh         |
| 2C99h   |                     |        | XXh         |
| 2C9Ah   |                     |        | XXh         |
| 2C9Bh   |                     |        | XXh         |
| 2C9Ch   |                     |        | XXh         |
| 2C9Dh   |                     |        | XXh         |
| 2C9Eh   |                     |        | XXh         |
| 2C9Fh   |                     |        | XXh         |
| 2CA0h   | DTC Control Data 12 | DTCD12 | XXh         |
| 2CA1h   |                     |        | XXh         |
| 2CA2h   |                     |        | XXh         |
| 2CA3h   |                     |        | XXh         |
| 2CA4h   |                     |        | XXh         |
| 2CA5h   |                     |        | XXh         |
| 2CA6h   |                     |        | XXh         |
| 2CA7h   |                     |        | XXh         |
| 2CA8h   | DTC Control Data 13 | DTCD13 | XXh         |
| 2CA9h   |                     |        | XXh         |
| 2CAAh   |                     |        | XXh         |
| 2CABh   |                     |        | XXh         |
| 2CACH   |                     |        | XXh         |
| 2CADh   |                     |        | XXh         |
| 2CAEh   |                     |        | XXh         |
| 2CAFh   |                     |        | XXh         |

X: Undefined

Note:

1. The blank areas are reserved and cannot be accessed by users.

**Table 4.16 SFR Information (16) <sup>(1)</sup>**

| Address | Register                                 | Symbol   | After reset |
|---------|------------------------------------------|----------|-------------|
| 2EF0h   | CAN0 Mailbox15 : Message ID              | C0MB15   | XXh         |
| 2EF1h   |                                          |          | XXh         |
| 2EF2h   |                                          |          | XXh         |
| 2EF3h   |                                          |          | XXh         |
| 2EF4h   |                                          |          |             |
| 2EF5h   | CAN0 Mailbox15 : Data length             |          | XXh         |
| 2EF6h   | CAN0 Mailbox15 : Data field              |          | XXh         |
| 2EF7h   |                                          |          | XXh         |
| 2EF8h   |                                          |          | XXh         |
| 2EF9h   |                                          |          | XXh         |
| 2EFAh   |                                          |          | XXh         |
| 2EFBh   |                                          |          | XXh         |
| 2EFC    |                                          |          | XXh         |
| 2EFDh   |                                          |          | XXh         |
| 2EFEh   | CAN0 Mailbox15 : Time stamp              |          | XXh         |
| 2EFFh   |                                          |          | XXh         |
| 2F00h   |                                          |          |             |
| 2F01h   |                                          |          |             |
| 2F02h   |                                          |          |             |
| 2F03h   |                                          |          |             |
| 2F04h   |                                          |          |             |
| 2F05h   |                                          |          |             |
| 2F06h   |                                          |          |             |
| 2F07h   |                                          |          |             |
| 2F08h   |                                          |          |             |
| 2F09h   |                                          |          |             |
| 2F0Ah   |                                          |          |             |
| 2F0Bh   |                                          |          |             |
| 2F0Ch   |                                          |          |             |
| 2F0Dh   |                                          |          |             |
| 2F0Eh   |                                          |          |             |
| 2F0Fh   |                                          |          |             |
| 2F10h   | CAN0 Mask Register 0                     | C0MKR0   | XXh         |
| 2F11h   |                                          |          | XXh         |
| 2F12h   |                                          |          | XXh         |
| 2F13h   |                                          |          | XXh         |
| 2F14h   | CAN0 Mask Register 1                     | C0MKR1   | XXh         |
| 2F15h   |                                          |          | XXh         |
| 2F16h   |                                          |          | XXh         |
| 2F17h   |                                          |          | XXh         |
| 2F18h   | CAN0 Mask Register 2                     | C0MKR2   | XXh         |
| 2F19h   |                                          |          | XXh         |
| 2F1Ah   |                                          |          | XXh         |
| 2F1Bh   |                                          |          | XXh         |
| 2F1Ch   | CAN0 Mask Register 3                     | C0MKR3   | XXh         |
| 2F1Dh   |                                          |          | XXh         |
| 2F1Eh   |                                          |          | XXh         |
| 2F1Fh   |                                          |          | XXh         |
| 2F20h   | CAN0 FIFO Received ID Compare Register 0 | C0FIDCR0 | XXh         |
| 2F21h   |                                          |          | XXh         |
| 2F22h   |                                          |          | XXh         |
| 2F23h   |                                          |          | XXh         |
| 2F24h   | CAN0 FIFO Received ID Compare Register 1 | C0FIDCR1 | XXh         |
| 2F25h   |                                          |          | XXh         |
| 2F26h   |                                          |          | XXh         |
| 2F27h   |                                          |          | XXh         |
| 2F28h   |                                          |          |             |
| 2F29h   |                                          |          |             |
| 2F2Ah   | CAN0 Mask Invalid Register               | C0MKIVLR | XXh         |
| 2F2Bh   |                                          |          | XXh         |
| 2F2Ch   |                                          |          |             |
| 2F2Dh   |                                          |          |             |
| 2F2Eh   | CAN0 Mailbox Interrupt Enable Register   | C0MIER   | XXh         |
| 2F2Fh   |                                          |          | XXh         |
| 2F30h   | CAN0 Message Control Register 0          | C0MCTL0  | 00h         |
| 2F31h   | CAN0 Message Control Register 1          | C0MCTL1  | 00h         |
| 2F32h   | CAN0 Message Control Register 2          | C0MCTL2  | 00h         |
| 2F33h   | CAN0 Message Control Register 3          | C0MCTL3  | 00h         |
| 2F34h   | CAN0 Message Control Register 4          | C0MCTL4  | 00h         |
| 2F35h   | CAN0 Message Control Register 5          | C0MCTL5  | 00h         |
| 2F36h   | CAN0 Message Control Register 6          | C0MCTL6  | 00h         |
| 2F37h   | CAN0 Message Control Register 7          | C0MCTL7  | 00h         |
| 2F38h   | CAN0 Message Control Register 8          | C0MCTL8  | 00h         |
| 2F39h   | CAN0 Message Control Register 9          | C0MCTL9  | 00h         |
| 2F3Ah   | CAN0 Message Control Register 10         | C0MCTL10 | 00h         |

X: Undefined

Note:

1. The blank areas are reserved and cannot be accessed by users.

**Table 4.17 SFR Information (17) <sup>(1)</sup>**

| Address | Register                                    | Symbol   | After reset       |
|---------|---------------------------------------------|----------|-------------------|
| 2F3Bh   | CAN0 Message Control Register 11            | C0MCTL11 | 00h               |
| 2F3Ch   | CAN0 Message Control Register 12            | C0MCTL12 | 00h               |
| 2F3Dh   | CAN0 Message Control Register 13            | C0MCTL13 | 00h               |
| 2F3Eh   | CAN0 Message Control Register 14            | C0MCTL14 | 00h               |
| 2F3Fh   | CAN0 Message Control Register 15            | C0MCTL15 | 00h               |
| 2F40h   | CAN0 Control Register                       | C0CTLR   | 00000101b<br>00h  |
| 2F41h   | CAN0 Status Register                        | C0STR    | 00000101b<br>00h  |
| 2F42h   |                                             |          |                   |
| 2F43h   |                                             |          |                   |
| 2F44h   | CAN0 Bit Configuration Register             | C0BCR    | 00h<br>00h<br>00h |
| 2F45h   |                                             |          |                   |
| 2F46h   |                                             |          |                   |
| 2F47h   |                                             |          |                   |
| 2F48h   | CAN0 Receive FIFO Control Register          | C0RFCR   | 10000000b         |
| 2F49h   | CAN0 Receive FIFO Pointer Control Register  | C0RFPCR  | XXh               |
| 2F4Ah   | CAN0 Transmit FIFO Control Register         | C0TFCR   | 10000000b         |
| 2F4Bh   | CAN0 Transmit FIFO Pointer Control Register | C0TFPCR  | XXh               |
| 2F4Ch   | CAN0 Error Interrupt Enable Register        | C0EIER   | 00h               |
| 2F4Dh   | CAN0 Error Interrupt Factor Judge Register  | C0EIFR   | 00h               |
| 2F4Eh   | CAN0 Reception Error Count Register         | C0RECR   | 00h               |
| 2F4Fh   | CAN0 Transmission Error Count Register      | C0TECR   | 00h               |
| 2F50h   | CAN0 Error Code Store Register              | C0ECSR   | 00h               |
| 2F51h   | CAN0 Channel Search Support Register        | C0CSSR   | XXh               |
| 2F52h   | CAN0 Mailbox Search Status Register         | C0MSSR   | 10000000b         |
| 2F53h   | CAN0 Mailbox Search Mode Register           | C0MSMR   | 00h               |
| 2F54h   | CAN0 Time Stamp Register                    | C0TSR    | 00h<br>00h<br>00h |
| 2F55h   |                                             |          |                   |
| 2F56h   |                                             |          |                   |
| 2F57h   | CAN0 Acceptance Filter Support Register     | C0AFSR   | XXh<br>XXh        |
| 2F58h   | CAN0 Test Control Register                  | C0TCR    | 00h               |
| 2FFh    |                                             |          |                   |

X: Undefined

Note:

- The blank areas are reserved and cannot be accessed by users.

**Table 4.18 ID Code Areas and Option Function Select Area**

| Address | Area Name                         | Symbol | After Reset |
|---------|-----------------------------------|--------|-------------|
| FFDBh   | Option Function Select Register 2 | OFS2   | (Note 1)    |
| FFDFh   | ID1                               |        | (Note 2)    |
| FFE3h   | ID2                               |        | (Note 2)    |
| FFEBh   | ID3                               |        | (Note 2)    |
| FFEFh   | ID4                               |        | (Note 2)    |
| FFF3h   | ID5                               |        | (Note 2)    |
| FFF7h   | ID6                               |        | (Note 2)    |
| FFFBh   | ID7                               |        | (Note 2)    |
| FFFFh   | Option Function Select Register   | OFS    | (Note 1)    |

Notes:

- The option function select area is allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program. Do not write additions to the option function select area. If the block including the option function select area is erased, the option function select area is set to FFh. When blank products are shipped, the option function select area is set to FFh. It is set to the written value after written by the user. When factory-programming products are shipped, the value of the option function select area is the value programmed by the user.
- The ID code areas are allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program. Do not write additions to the ID code areas. If the block including the ID code areas is erased, the ID code areas are set to FFh. When blank products are shipped, the ID code areas are set to FFh. They are set to the written value after written by the user. When factory-programming products are shipped, the value of the ID code areas is the value programmed by the user.

**Table 5.4 A/D Converter Characteristics**

| Symbol | Parameter                           |             | Conditions                               |                                        | Standard |      |      | Unit |
|--------|-------------------------------------|-------------|------------------------------------------|----------------------------------------|----------|------|------|------|
|        |                                     |             |                                          |                                        | Min.     | Typ. | Max. |      |
| –      | Resolution                          |             | Vref = AVCC                              |                                        | –        | –    | 10   | Bit  |
| –      | Absolute accuracy                   | 10-bit mode | Vref = AVCC = 5.0 V                      | AN0 to AN7 input,<br>AN8 to AN11 input | –        | –    | ±3   | LSB  |
|        |                                     |             | Vref = AVCC = 3.0 V                      | AN0 to AN7 input,<br>AN8 to AN11 input | –        | –    | ±5   | LSB  |
|        |                                     | 8-bit mode  | Vref = AVCC = 5.0 V                      | AN0 to AN7 input,<br>AN8 to AN11 input | –        | –    | ±2   | LSB  |
|        |                                     |             | Vref = AVCC = 3.0 V                      | AN0 to AN7 input,<br>AN8 to AN11 input | –        | –    | ±2   | LSB  |
| ϕAD    | A/D conversion clock                |             | 4.0 ≤ Vref = AVCC = ≤ 5.5 <sup>(2)</sup> |                                        | 2        | –    | 20   | MHz  |
|        |                                     |             | 2.7 ≤ Vref = AVCC = ≤ 5.5 <sup>(2)</sup> |                                        | 2        | –    | 10   | MHz  |
| –      | Tolerance level impedance           |             |                                          |                                        | –        | 3    | –    | kΩ   |
| Ivref  | Vref current                        |             | VCC = 5.0 V, XIN = f1 = ϕAD = 20 MHz     |                                        | –        | 45   | –    | μA   |
| tCONV  | Conversion time                     | 10-bit mode | Vref = AVCC = 5.0 V, ϕAD = 20 MHz        |                                        | 2.2      | –    | –    | μs   |
|        |                                     | 8-bit mode  | Vref = AVCC = 5.0 V, ϕAD = 20 MHz        |                                        | 2.2      | –    | –    | μs   |
| tSAMP  | Sampling time                       |             | ϕAD = 20 MHz                             |                                        | 0.8      | –    | –    | μs   |
| Vref   | Reference voltage                   |             |                                          |                                        | 2.7      | –    | AVCC | V    |
| VIa    | Analog input voltage <sup>(3)</sup> |             |                                          |                                        | 0        | –    | Vref | V    |
| OCVREF | On-chip reference voltage           |             | 2 MHz ≤ ϕAD ≤ 4 MHz                      |                                        | 1.14     | 1.34 | 1.54 | V    |

Notes:


- $V_{CC}/AV_{CC} = V_{ref} = 2.7$  to  $5.5\text{ V}$ ,  $V_{SS} = 0\text{ V}$  at  $T_{opr} = -40$  to  $85^\circ\text{C}$  (J version) /  $-40$  to  $125^\circ\text{C}$  (K version), unless otherwise specified.
- The A/D conversion result will be undefined in wait mode, stop mode, when the flash memory stops, and in low-consumption current mode. Do not perform A/D conversion in these states or transition to these states during A/D conversion.
- When the analog input voltage is over the reference voltage, the A/D conversion result will be 3FFh in 10-bit mode and FFh in 8-bit mode.

**Table 5.6 Flash Memory (Data flash Block A to Block D) Electrical Characteristics**

| Symbol                        | Parameter                                                              | Conditions                                 | Standard              |      |                                   | Unit  |
|-------------------------------|------------------------------------------------------------------------|--------------------------------------------|-----------------------|------|-----------------------------------|-------|
|                               |                                                                        |                                            | Min.                  | Typ. | Max.                              |       |
| –                             | Program/erase endurance <sup>(2)</sup>                                 |                                            | 10,000 <sup>(3)</sup> | –    | –                                 | times |
| –                             | Byte program time<br>(program/erase endurance ≤ 1,000 times)           |                                            | –                     | 160  | 950                               | μs    |
| –                             | Byte program time<br>(program/erase endurance > 1,000 times)           |                                            | –                     | 300  | 950                               | μs    |
| –                             | Block erase time<br>(program/erase endurance ≤ 1,000 times)            |                                            | –                     | 0.2  | 1                                 | s     |
| –                             | Block erase time<br>(program/erase endurance > 1,000 times)            |                                            | –                     | 0.3  | 1                                 | s     |
| t <sub>d</sub> (SR-SUS)       | Time delay from suspend request until suspend                          |                                            | –                     | –    | 3+CPU clock × 3 cycles            | ms    |
| –                             | Interval from erase start/restart until following suspend request      |                                            | 0                     | –    | –                                 | μs    |
| –                             | Time from suspend until erase restart                                  |                                            | –                     | –    | 30+CPU clock × 1 cycle            | μs    |
| t <sub>d</sub> (CMDRST-READY) | Time from when command is forcibly terminated until reading is enabled |                                            | –                     | –    | 30+CPU clock × 1 cycle            | μs    |
| –                             | Program, erase voltage                                                 |                                            | 2.7                   | –    | 5.5                               | V     |
| –                             | Read voltage                                                           |                                            | 2.7                   | –    | 5.5                               | V     |
| –                             | Program, erase temperature                                             |                                            | –40                   | –    | 85 (J version)<br>125 (K version) | °C    |
| –                             | Data hold time <sup>(7)</sup>                                          | Ambient temperature = 55 °C <sup>(8)</sup> | 20                    | –    | –                                 | year  |

**Notes:**

- V<sub>CC</sub> = 2.7 to 5.5 V at T<sub>opr</sub> = –40 to 85°C (J version) / –40 to 125°C (K version), unless otherwise specified.
- Definition of programming/erasure endurance  
The programming and erasure endurance is defined on a per-block basis.  
If the programming and erasure endurance is n (n = 100, 1,000, 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.  
However, the same address must not be programmed more than once per erase operation (overwriting prohibited).
- Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
- In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. In addition, averaging the erasure endurance between blocks A to D can further reduce the actual erasure endurance. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.
- If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
- Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
- The data hold time includes time that the power supply is off or the clock is not supplied.
- This data hold time includes 3,000 hours in T<sub>a</sub> = 125°C and 7,000 hours in T<sub>a</sub> = 85°C.

**Figure 5.2 Time delay until Suspend**




Figure 5.5 I/O Timing of SSU (Slave)

**Table 5.24 Electrical Characteristics (4) [ $2.7\text{ V} \leq V_{CC} < 3.3\text{ V}$ ]**  
**( $T_{opr} = -40$  to  $125^{\circ}\text{C}$  (K version), unless otherwise specified.)**


| Symbol | Parameter                                                                                               | Condition                              | Standard                                                                                                                                                                                                        |      |      | Unit |    |
|--------|---------------------------------------------------------------------------------------------------------|----------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------|------|------|----|
|        |                                                                                                         |                                        | Min.                                                                                                                                                                                                            | Typ. | Max. |      |    |
| Icc    | Power supply current (Vcc = 2.7 to 3.3 V)<br>Single-chip mode, output pins are open, other pins are Vss | High-speed clock mode (1)              | XIN = 20 MHz (square wave)<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator on = 125 kHz<br>No division                                                                                     | —    | 7.0  | 14.5 | mA |
|        |                                                                                                         |                                        | XIN = 16 MHz (square wave)<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator on = 125 kHz<br>No division                                                                                     | —    | 5.6  | 12.0 | mA |
|        |                                                                                                         |                                        | XIN = 10 MHz (square wave)<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator on = 125 kHz<br>No division                                                                                     | —    | 3.6  | —    | mA |
|        |                                                                                                         |                                        | XIN = 20 MHz (square wave)<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator on = 125 kHz<br>Divide-by-8                                                                                     | —    | 3.0  | —    | mA |
|        |                                                                                                         |                                        | XIN = 16 MHz (square wave)<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator on = 125 kHz<br>Divide-by-8                                                                                     | —    | 2.2  | —    | mA |
|        |                                                                                                         |                                        | XIN = 10 MHz (square wave)<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator on = 125 kHz<br>Divide-by-8                                                                                     | —    | 1.5  | —    | mA |
|        |                                                                                                         | High-speed on-chip oscillator mode (1) | XIN clock off<br>High-speed on-chip oscillator on fOCO-F = 20 MHz<br>Low-speed on-chip oscillator on = 125 kHz<br>No division                                                                                   | —    | 7.0  | 14.5 | mA |
|        |                                                                                                         |                                        | XIN clock off<br>High-speed on-chip oscillator on fOCO-F = 20 MHz<br>Low-speed on-chip oscillator on = 125 kHz<br>Divide-by-8                                                                                   | —    | 3.0  | —    | mA |
|        |                                                                                                         | Low-speed on-chip oscillator mode      | XIN clock off<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator on = 125 kHz<br>Divide-by-8, FMR27 = 1, VCA20 = 0                                                                            | —    | 85   | 390  | μA |
|        |                                                                                                         | Wait mode                              | XIN clock off<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator on = 125 kHz<br>While a WAIT instruction is executed<br>Peripheral clock operation<br>VCA27 = VCA26 = VCA25 = 0<br>VCA20 = 1 | —    | 15   | 320  | μA |
|        |                                                                                                         |                                        | XIN clock off<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator on = 125 kHz<br>While a WAIT instruction is executed<br>Peripheral clock off<br>VCA27 = VCA26 = VCA25 = 0<br>VCA20 = 1       | —    | 5    | 310  | μA |
|        |                                                                                                         | Stop mode                              | XIN clock off, Topr = 25°C<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator off<br>CM10 = 1<br>Peripheral clock off<br>VCA27 = VCA26 = VCA25 = 0                                            | —    | 2.0  | 5.0  | μA |
|        |                                                                                                         |                                        | XIN clock off, Topr = 125°C<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator off<br>CM10 = 1<br>Peripheral clock off<br>VCA27 = VCA26 = VCA25 = 0                                           | —    | 55.0 | —    | μA |

Note:


- The typical value (Typ.) indicates the current value when the CPU and the memory operate.  
The maximum value (Max.) indicates the current when the CPU, the memory, and the peripheral functions operate and the flash memory is programmed/erased.

**Timing requirements****(Unless Otherwise Specified:  $V_{CC} = 3\text{ V}$ ,  $V_{SS} = 0\text{ V}$  at  $T_{opr} = -40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$  (J ver)/ $-40^{\circ}\text{C}$  to  $125^{\circ}\text{C}$  (K ver))****Table 5.25 External clock input (XOUT)**

| Symbol         | Parameter             | Standard |      | Unit |
|----------------|-----------------------|----------|------|------|
|                |                       | Min.     | Max. |      |
| $t_{c(XOUT)}$  | XOUT input cycle time | 50       | –    | ns   |
| $t_{WH(XOUT)}$ | XOUT input “H” width  | 24       | –    | ns   |
| $t_{WL(XOUT)}$ | XOUT input “L” width  | 24       | –    | ns   |


**Figure 5.11 External Clock Input Timing Diagram when  $V_{CC} = 3\text{ V}$** **Table 5.26 TRAIO Input**

| Symbol          | Parameter              | Standard |      | Unit |
|-----------------|------------------------|----------|------|------|
|                 |                        | Min.     | Max. |      |
| $t_{c(TRAIO)}$  | TRAIO input cycle time | 300      | –    | ns   |
| $t_{WH(TRAIO)}$ | TRAIO input “H” width  | 120      | –    | ns   |
| $t_{WL(TRAIO)}$ | TRAIO input “L” width  | 120      | –    | ns   |

**Figure 5.12 TRAIO Input Timing Diagram when  $V_{CC} = 3\text{ V}$** **Table 5.27 Serial Interface**

| Symbol        | Parameter              | Condition                    | Standard |      | Unit |
|---------------|------------------------|------------------------------|----------|------|------|
|               |                        |                              | Min.     | Max. |      |
| $t_{c(CK)}$   | CLKi input cycle time  | When external clock selected | 300      | –    | ns   |
| $t_{W(CKH)}$  | CLKi input “H” width   |                              | 150      | –    | ns   |
| $t_{W(CKL)}$  | CLKi input “L” width   |                              | 150      | –    | ns   |
| $t_{d(C-Q)}$  | TXDi output delay time |                              | –        | 120  | ns   |
| $t_{H(C-Q)}$  | TXDi hold time         |                              | 0        | –    | ns   |
| $t_{su(D-C)}$ | RXDi input setup time  |                              | 30       | –    | ns   |
| $t_{H(C-D)}$  | RXDi input hold time   | When internal clock selected | 90       | –    | ns   |
| $t_{d(C-Q)}$  | TXDi output delay time |                              | –        | 30   | ns   |
| $t_{su(D-C)}$ | RXDi input setup time  |                              | 120      | –    | ns   |
| $t_{H(C-D)}$  | RXDi input hold time   |                              | 90       | –    | ns   |


 $i = 0, 2$

Figure 5.13 Serial Interface Timing Diagram when  $V_{CC} = 3\text{ V}$ Table 5.28 External Interrupt  $\overline{\text{INT}}_i$  ( $i = 0$  to 4) Input, Key Input Interrupt  $\overline{\text{KLI}}_i$  ( $i = 0$  to 3)

| Symbol    | Parameter                                                                            | Standard |      | Unit |
|-----------|--------------------------------------------------------------------------------------|----------|------|------|
|           |                                                                                      | Min.     | Max. |      |
| $tw(INH)$ | $\overline{\text{INT}}_i$ input "H" width, $\overline{\text{KLI}}_i$ input "H" width | 380 (1)  | —    | ns   |
| $tw(INL)$ | $\overline{\text{INT}}_i$ input "L" width, $\overline{\text{KLI}}_i$ input "L" width | 380 (2)  | —    | ns   |

Notes:

1. When selecting the digital filter by the  $\overline{\text{INT}}_i$  input filter select bit, use an  $\overline{\text{INT}}_i$  input HIGH width of either (1/digital filter clock frequency  $\times 3$ ) or the minimum value of standard, whichever is greater.
2. When selecting the digital filter by the  $\overline{\text{INT}}_i$  input filter select bit, use an  $\overline{\text{INT}}_i$  input LOW width of either (1/digital filter clock frequency  $\times 3$ ) or the minimum value of standard, whichever is greater.

Figure 5.14 Input Timing for External Interrupt  $\overline{\text{INT}}_i$  and Key Input Interrupt  $\overline{\text{KLI}}_i$  when  $V_{CC} = 3\text{ V}$