



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

·XE

Product Status	Not For New Designs
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	I ² C, LINbus, SIO, SSU, UART/USART
Peripherals	POR, PWM, Voltage Detect, WDT
Number of I/O	43
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	2.5K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 12x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f21346ykfp-u0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1.1.2 Specifications

Tables 1.1 and 1.2 outline the Specifications for R8C/34W Group, tables 1.3 and 1.4 outline the Specifications for R8C/34X Group, tables 1.5 and 1.6 outline the Specifications for R8C/34Y Group, and tables 1.7 and 1.8 outline the Specifications for R8C/34Z Group.

Item	Function	Specification
CPU	Central processing	R8C CPU core
	unit	 Number of fundamental instructions: 89
		Minimum instruction execution time:
		50 ns (f(XIN) = 20 MHz, VCC = 2.7 to 5.5 V)
		• Multiplier: 16 bits \times 16 bits \rightarrow 32 bits
		• Multiply-accumulate instruction: 16 bits \times 16 bits + 32 bits \rightarrow 32 bits
		 Operating mode: Single-chip mode (address space: 1 Mbyte)
Memory	ROM, RAM, Data	Refer to Table 1.9 Product List for R8C/34W Group.
5	flash	·
Power Supply	Voltage detection	Power-on reset
Voltage	circuit	 Voltage detection 3 (detection level of voltage detection 1 selectable)
Detection		
I/O Ports	Programmable I/O	Input-only: 1 pin
	ports	CMOS I/O ports: 43, selectable pull-up resistor
Clock	Clock generation	3 circuits: XIN clock oscillation circuit (with on-chip feedback resistor),
	circuits	High-speed on-chip oscillator (with frequency adjustment function),
		Low-speed on-chip oscillator
		Oscillation stop detection: XIN clock oscillation stop detection function
		• Frequency divider circuit: Dividing selectable 1, 2, 4, 8, and 16
		Low power consumption modes:
		Standard operating mode (high-speed clock, high-speed on-chip oscillator,
		low-speed on-chip oscillator), wait mode, stop mode
Interrupts		Interrupt vectors: 69
		 External: 9 sources (INT × 5, key input × 4)
		Priority levels: 7 levels
Watchdog Time	er	 14 bits × 1 (with prescaler)
J		Reset start selectable
		 Low-speed on-chip oscillator for watchdog timer selectable
DTC (Data Trar	nsfer Controller)	• 1 channel
,	,	Activation sources: 31
		 Transfer modes: 2 (normal mode, repeat mode)
Timer	Timer RA	8 bits (with 8-bit prescaler) × 1
		Timer mode (period timer), pulse output mode (output level inverted every
		period), event counter mode, pulse width measurement mode, pulse period
		measurement mode
	Timer RB	8 bits (with 8-bit prescaler) × 1
		Timer mode (period timer), programmable waveform generation mode (PWM
		output), programmable one-shot generation mode, programmable wait one-
		shot generation mode
	Timer RC	16 bits (with 4 capture/compare registers) × 1
		(autout 0 mins) DIVINO media (DIVIN output compare function), PVVIN mode
-	<u>T: DD</u>	(output 3 pins), PVVI/2 mode (PVVI/1 output pin)
	Timer RD	16 bits (with 4 capture/compare registers) × 2 Timer mode (input capture function, output compare function), PW/M mode
		(output 6 pins) reset synchronous PW/M mode (output three-phase
		waveforms (6 pins) sawtooth wave modulation) complementary DMM mode
		wavelottis (o pins), sawtoutti wave mouulation), complementary P WW mou
		(output throo phace wayotorme (6 pine) triangular wayo medulation) UM/M2
		(output three-phase waveforms (6 pins), triangular wave modulation), PWM3
-	Timer PE	(output three-phase waveforms (6 pins), triangular wave modulation), PWM3 mode (PWM output 2 pins with fixed period)

Table 1.1Specifications for R8C/34W Group (1)



ltem	Function	Specification
CPU	Central processing	R8C CPU core
	unit	 Number of fundamental instructions: 89
		Minimum instruction execution time:
		50 ns (f(XIN) = 20 MHz VCC = 27 to 55 V)
		• Multiplier: 16 bits \times 16 bits \rightarrow 32 bits
		• Multiply accumulate instruction: 16 bits \times 16 bits 1.22 bits
		• Multiply-accumulate instruction. To bits \times To bits $+$ 52 bits \rightarrow 52 bits
		Operating mode: Single-chip mode (address space: 1 Mbyte)
Memory	ROM, RAM, Data	Refer to Table 1.11 Product List for R8C/34Y Group.
	flash	
Power Supply	Voltage detection	Power-on reset
Voltage	circuit	 Voltage detection 3 (detection level of voltage detection 1 selectable)
Detection		
I/O Ports	Programmable I/O	Input-only: 1 pin
	ports	CMOS I/O ports: 43. selectable pull-up resistor
Clock	Clock generation	3 circuits: XIN clock oscillation circuit (with on-chip feedback resistor).
0.000	circuits	High-speed on-chip oscillator (with frequency adjustment function)
	onound	Low-speed on-chip oscillator
		Operation atom datastion: VIN slock assillation atom datastion function
		Oscillation stop detection. Any clock oscillation stop detection function
		• Frequency divider circuit. Dividing selectable 1, 2, 4, 8, and 16
		Low power consumption modes:
		Standard operating mode (high-speed clock, high-speed on-chip oscillator,
		low-speed on-chip oscillator), wait mode, stop mode
Interrupts		Interrupt vectors: 69
		 External: 9 sources (INT × 5, key input × 4)
		Priority levels: 7 levels
Watchdog Tim	er	 14 bits × 1 (with prescaler)
		Reset start selectable
		 Low-speed on-chip oscillator for watchdog timer selectable
DTC (Data Tra	nsfer Controller)	• 1 channel
- (,	Activation sources: 31
		Transfer modes: 2 (normal mode, repeat mode)
Timer		8 hits (with 8-bit prescaler) x 1
		Timer mode (period timer), pulse output mode (output level inverted every
		period) event counter mode, pulse width measurement mode, pulse period
		measurement mode
	Timor DD	9 hite (with 9 hit proceder) v 1
		Timer mode (period timer), programmable waveform generation mode (PWM
		output), programmable one-shot generation mode, programmable wait one-
		shot generation mode
	Timer DC	Shot generation mode
	Timer RC	To bits (with 4 capture/compare registers) × 1 Timer mode (input capture function, output compare function), PWM mode
		(output 2 pins), DWM2 mode (DWM output pin)
	Timer DD	(output 5 pins), F wiviz mode (F wivi output pin)
		Timer mode (input capture function, output compare function). PW/M mode
		(autput 6 ping), react avechangua DMM mode (autput three phase
		(output o pins), reset synchronous F wwintmode (output time-pinase
		waverorms (6 pins), sawtooth wave modulation), complementary PWM mode
		(output three-phase waveforms (6 pins), triangular wave modulation), PWM3
		mode (PWM output 2 pins with fixed period)
	Timer RE	8 bits × 1
	1	Output compare mode

 Table 1.5
 Specifications for R8C/34Y Group (1)

Item	Function	Specification	
Serial	UART0	1 channel	
Interface		Clock synchronous serial I/O, UART	
	UART2	1 channel	
		Clock synchronous serial I/O, UART, I ² C mode (I ² C-bus), IE mode (IEBus), multiprocessor communication function	
Synchronous S	Serial	1 channel	
Communication	n Unit (SSU)		
LIN Module		Hardware LIN: 1 (timer RA, UART0)	
A/D Converter		10-bit resolution \times 12 channels, includes sample and hold function, with sweep mode	
Flash Memory		 Programming and erasure voltage: VCC = 2.7 to 5.5 V 	
		 Programming and erasure endurance: 10,000 times (data flash) 	
		1,000 times (program ROM)	
		 Program security: ROM code protect, ID code check 	
		 Debug functions: On-chip debug, on-board flash rewrite function 	
		 Background operation (BGO) function (data flash) 	
Operating Free	uency/Supply	f(XIN) = 20 MHz (VCC = 2.7 to 5.5 V)	
Voltage			
Current Consumption		Typ. 7 mA (VCC = 5.0 V, f(XIN) = 20 MHz)	
Operating Ambient Temperature		-40 to 85°C (J version)	
		-40 to 125°C (K version) ⁽¹⁾	
Package		48-pin LQFP	
		Package code: PLQP0048KB-A (previous code: 48P6Q-A)	

Table 1.6	Specifications	for R8C/34Y	Group	(2))
-----------	----------------	-------------	-------	-----	---

Note: 1. Specify the K version if K version functions are to be used.



Item	Function	Specification		
Serial	UART0	1 channel		
Interface		Clock synchronous serial I/O, UAR I		
	UART2	1 channel		
		Clock synchronous serial I/O, UART, I ² C mode (I ² C-bus), IE mode (IEBus), multiprocessor communication function		
Synchronous S	Serial	1 channel		
Communication	n Unit (SSU)			
LIN Module		Hardware LIN: 1 (timer RA, UART0)		
A/D Converter		10-bit resolution × 12 channels, includes sample and hold function, with sweep		
		mode		
Flash Memory		 Programming and erasure voltage: VCC = 2.7 to 5.5 V 		
		 Programming and erasure endurance: 100 times (program ROM) 		
		 Program security: ROM code protect, ID code check 		
		 Debug functions: On-chip debug, on-board flash rewrite function 		
Operating Free	uency/Supply	f(XIN) = 20 MHz (VCC = 2.7 to 5.5 V)		
Voltage				
Current Consumption		Typ. 7 mA (VCC = 5.0 V, f(XIN) = 20 MHz)		
Operating Ambient Temperature		-40 to 85°C (J version)		
		-40 to 125°C (K version) ⁽¹⁾		
Package		48-pin LQFP		
		Package code: PLQP0048KB-A (previous code: 48P6Q-A)		

Table 1.8 Specifications for R8C/34Z Group (2)

Note: 1. Specify the K version if K version functions are to be used.



Part No	ROM Capacity RAM Capacity		Package Type	Remarks
Tarrio.	Program ROM		r dekage rype	Remains
R5F21346XJFP	32 Kbytes	2.5 Kbytes	PLQP0048KB-A	J version
R5F21347XJFP	48 Kbytes	4 Kbytes	PLQP0048KB-A	
R5F21348XJFP	64 Kbytes	6 Kbytes	PLQP0048KB-A	
R5F2134AXJFP	96 Kbytes	8 Kbytes	PLQP0048KB-A	
R5F2134CXJFP	128 Kbytes	10 Kbytes	PLQP0048KB-A	
R5F21346XKFP	32 Kbytes	2.5 Kbytes	PLQP0048KB-A	K version
R5F21347XKFP	48 Kbytes	4 Kbytes	PLQP0048KB-A	
R5F21348XKFP	64 Kbytes	6 Kbytes	PLQP0048KB-A	
R5F2134AXKFP	96 Kbytes	8 Kbytes	PLQP0048KB-A	
R5F2134CXKFP	128 Kbytes	10 Kbytes	PLQP0048KB-A	

Table 1.10 Product List for R8C/34X Group



Figure 1.2 Part Number, Memory Size, and Package of R8C/34X Group

1. Overview



Pin Number Con	ntrol Pin F	Port	Interrupt				CAN	A/D Converter
			interrupt	Timer	Serial Interface	SSU	Module ⁽²⁾	Voltage Detection Circuit
1	Р	P3_5			(CLK2) ⁽¹⁾	SSCK		
2	Р	P3_3	INT3		CTS2/RTS2	(SSI) ⁽¹⁾ /SCS		
3	Ρ	P3_4			(TXD2)/(SDA2)/ (RXD2)/(SCL2) (1)	SSI/(SCS) ⁽¹⁾		
4 M	IODE							
5	Р	P4_3						
6	Р	P4_4						
7 RE	ESET							
8 X	OUT P	P4_7						
9 VSS	S/AVSS							
10 >	XIN P	P4_6						
11 VCC	C/AVCC							
12	Р	P2_7		TRDIOD1				
13	Р	P2_6		TRDIOC1				
14	Р	P2_5		TRDIOB1				
15	Р	P2_4		TRDIOA1				
16	Р	P2_3		TRDIOD0				
17	Р	P2_2		TRDIOC0				
18	Р	P2_1		TRDIOB0				
19	Р	P2_0		TRDIOA0/ TRDCLK				
20	Р	P1_7	INT1	(TRAIO) (1)				
21	Р	P1_6			CLK0			
22	Р	P1_5	INT1 ⁽¹⁾	(TRAIO) (1)	RXD0			
23	Р	P1_4		TRCCLK	TXD0			
24	Р	P1_3	KI3	TRBO				AN11
25	Р	P4_5	INTO					ADTRG
26	Р	P6_6	INT2	TRCIOC	(TXD2)/(SDA2) (1)			

Pin Name Information by Pin Number (1) Table 1.13

Notes:

This can be assigned to the pin in parentheses by a program.
 Only for the R8C/34W Group and R8C/34X Group.



2.1 Data Registers (R0, R1, R2, and R3)

R0 is a 16-bit register for transfer, arithmetic, and logic operations. The same applies to R1 to R3. R0 can be split into high-order bits (R0H) and low-order bits (R0L) to be used separately as 8-bit data registers. R1H and R1L are analogous to R0H and R0L. R2 can be combined with R0 and used as a 32-bit data register (R2R0). R3R1 is analogous to R2R0.

2.2 Address Registers (A0 and A1)

A0 is a 16-bit register for address register indirect addressing and address register relative addressing. It is also used for transfer, arithmetic, and logic operations. A1 is analogous to A0. A1 can be combined with A0 and as a 32-bit address register (A1A0).

2.3 Frame Base Register (FB)

FB is a 16-bit register for FB relative addressing.

2.4 Interrupt Table Register (INTB)

INTB is a 20-bit register that indicates the start address of an interrupt vector table.

2.5 Program Counter (PC)

PC is 20 bits wide and indicates the address of the next instruction to be executed.

2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

The stack pointers (SP), USP, and ISP, are each 16 bits wide. The U flag of FLG is used to switch between USP and ISP.

2.7 Static Base Register (SB)

SB is a 16-bit register for SB relative addressing.

2.8 Flag Register (FLG)

FLG is an 11-bit register indicating the CPU state.

2.8.1 Carry Flag (C)

The C flag retains carry, borrow, or shift-out bits that have been generated by the arithmetic and logic unit.

2.8.2 Debug Flag (D)

The D flag is for debugging only. Set it to 0.

2.8.3 Zero Flag (Z)

The Z flag is set to 1 when an arithmetic operation results in 0; otherwise to 0.

2.8.4 Sign Flag (S)

The S flag is set to 1 when an arithmetic operation results in a negative value; otherwise to 0.

2.8.5 Register Bank Select Flag (B)

Register bank 0 is selected when the B flag is 0. Register bank 1 is selected when this flag is set to 1.

2.8.6 Overflow Flag (O)

The O flag is set to 1 when an operation results in an overflow; otherwise to 0.



2.8.7 Interrupt Enable Flag (I)

The I flag enables maskable interrupts.

Interrupt are disabled when the I flag is set to 0, and are enabled when the I flag is set to 1. The I flag is set to 0 when an interrupt request is acknowledged.

2.8.8 Stack Pointer Select Flag (U)

ISP is selected when the U flag is set to 0; USP is selected when the U flag is set to 1. The U flag is set to 0 when a hardware interrupt request is acknowledged or the INT instruction of software interrupt numbers 0 to 31 is executed.

2.8.9 Processor Interrupt Priority Level (IPL)

IPL is 3 bits wide and assigns processor interrupt priority levels from level 0 to level 7. If a requested interrupt has higher priority than IPL, the interrupt is enabled.

2.8.10 Reserved Bit

If necessary, set to 0. When read, the content is undefined.



3.4 R8C/34Z Group

Figure 3.4 is a Memory Map of R8C/34Z Group. The R8C/34Z Group has a 1-Mbyte address space from addresses 00000h to FFFFh. The internal ROM (program ROM) is allocated lower addresses, beginning with address 0FFFFh. For example, a 48-Kbyte internal ROM area is allocated addresses 04000h to 0FFFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. The starting address of each interrupt routine is stored here.

The internal RAM is allocated higher addresses, beginning with address 00400h. For example, a 4-Kbyte internal RAM area is allocated addresses 00400h to 013FFh. The internal RAM is used not only for data storage but also as a stack area when a subroutine is called or when an interrupt request is acknowledged.

Special function registers (SFRs) are allocated addresses 00000h to 002FFh and 02C00h to 02FFFh (the SFR areas for the DTC and other modules). Peripheral function control registers are allocated here. All unallocated spaces within the SFRs are reserved and cannot be accessed by users.



Figure 3.4

Memory Map of R8C/34Z Group



Table 4.7	SFR Information (7) ⁽¹⁾

Address	Register	Symbol	After reset
0180h	Timer RA Pin Select Register	TRASR	00h
0181h	Timer RB/RC Pin Select Register	TRBRCSR	00h
0182h	Timer RC Pin Select Register 0	TRCPSR0	00h
0183h	Timer RC Pin Select Register 1	TRCPSR1	00h
0184h	Timer RD Pin Select Register 0	TRDPSR0	00h
0185h	Timer RD Pin Select Register 1	TRDPSR1	00h
0186h	Timer Pin Select Register	TIMSR	00h
0187h			
0188h	UARTO Pin Select Register	UOSR	00h
0189h			
018Ah	UART2 Pin Select Register 0	U2SR0	00h
018Bh	UART2 Pin Select Register 1	U2SR1	00h
018Ch	SSU Pin Select Register	SSUIICSR	00h
018Dh			
018Eh	INT Interrupt Input Pin Select Register	INTSR	00h
018Fh	I/O Function Pin Select Register	PINSR	00h
0190h			
0191h			
0192h	SS Dit Counter Desister	CODD	111110006
0193h	SS Dir Courrier Register	SOBK	
0194h	SS Hansmit Data Register	331DK	
01950	SS Receive Data Register	CODD	
01960	So Receive Data Register	SORDR	FFII
01006	SS Control Pagistor H	SSUDU	00b
01900	SS Control Register I	SSCRI	011111016
019911	SS Collitor Register	SSURL	00010000b
019An	SS Finable Register	SOMIC	0001000000
019Dh	SS Status Register	SSSR	00b
019Dh	SS Mode Register 2	SSMR2	00b
019Eh		COMINE	0011
019Eh			
01A0h			
01A1h			
01A2h			
01A3h			
01A4h			
01A5h			
01A6h			
01A7h			
01A8h			
01A9h			
01AAh			
01ABh			
01ACh			
01ADh			
U1AEh			
01000			
01826	Flash Mamory Status Register	FST	100002006
01020	r lash memory status iveyister	101	100000000
018/h	Flash Memory Control Register 0	FMR0	00h
01B5h	Flash Memory Control Register 1	FMR1	00h
01B6h	Flash Memory Control Register 2	FMR2	00h
01B7h			
01B8h			
01B9h			
01BAh			
01BBh			
01BCh			
01BDh			
01BEh			
01BFh			

X: Undefined Note: 1. The blank areas are reserved and cannot be accessed by users.



Address	Register	Symbol	After reset
01C0h	Address Match Interrupt Register 0	RMAD0	XXh
01C1h			XXh
01C2h			0000XXXXb
010211	Address Match Intermet Eachla Desister 0		000000000000000000000000000000000000000
01030	Address Match Interrupt Enable Register 0	AIERU	000
01C4h	Address Match Interrupt Register 1	RMAD1	XXh
01C5h			XXh
01C6h			0000XXXXb
01C7h	Address Match Interrupt Enable Register 1	AIFR1	00h
0109h		,	
0100h			
0109h			
01CAh			
01CBh			
01CCh			
01CDh			
01CEh			
010Eh			
01D0h			
01D1h			
01D2h			
01D3h			
01D4h			
01D5h			
01D6h			<u> </u>
01D/h			
01D8h			
01D9h			
01DAh			
01DBh			
01DCh			
01D0h			
01DEh			
01DFh			
01E0h	Pull-Up Control Register 0	PUR0	00h
01E1h	Pull-Up Control Register 1	PUR1	00h
01E2h			
01E3h			
01E3h			
01E411			
01E5h			
01E6h			
01E7h			
01E8h			
01E9h			
01EAh			
01EPh			
UIEDh			
01EEh			
01EFh			
01F0h			
01F1h			İ
01F2h			
01E2h			<u> </u>
01531			
01F4h		\ // T o	
01F5h	Input Threshold Control Register 0	VLIO	00h
01F6h	Input Threshold Control Register 1	VLT1	00h
01F7h			
01F8h			
01F9h			
01545	External Input Enable Register 0		00h
	External input Enable Register 0		
UTEBh	External input Enable Register 1	INTEN1	UUN
01FCh	INT Input Filter Select Register 0	INTF	00h
01FDh	INT Input Filter Select Register 1	INTF1	00h
01FEh	Key Input Enable Register 0	KIEN	00h
01556			

Table 4.8	SFR Information	(8) (1)
-----------	-----------------	---------

X: Undefined Note: 1. The blank areas are reserved and cannot be accessed by users.



gister	Symbol	After reset
5		XXh
		XXh

DTCD0

DTCD1

DTCD2

DTCD3

DTCD4

DTCD5

XXh XXh

XXh

XXh

XXh

XXh XXh

XXh

XXh

XXh

XXh

XXh

XXh

XXh

XXh

XXh

XXh

XXh

XXh XXh

XXh

XXh XXh XXh

XXh XXh

XXh

XXh XXh

XXh

XXh XXh

XXh

XXh XXh XXh

XXh

XXh

XXh

XXh

XXh XXh

XXh

XXh

XXh

XXh

XXh

XXh

Table 4.9SFR Information (9) (1)

DTC Transfer Vector Area

DTC Transfer Vector Area DTC Transfer Vector Area DTC Transfer Vector Area

DTC Transfer Vector Area

DTC Transfer Vector Area DTC Transfer Vector Area

DTC Transfer Vector Area

DTC Transfer Vector Area DTC Transfer Vector Area

DTC Control Data 0

DTC Control Data 1

DTC Control Data 2

DTC Control Data 3

DTC Control Data 4

DTC Control Data 5

Address 2C00h

2C01h

2C02h 2C03h 2C04h 2C05h

2C06h 2C07h 2C08h

2C09h

2C0Ah

2C3Ah 2C3Bh 2C3Ch 2C3Dh 2C3Eh 2C3Fh

2C40h 2C41h 2C42h

2C43h

2C44h

2C45h

2C46h 2C47h

2C48h

2C49h 2C4Ah

2C4Bh

2C4Ch

2C4Dh

2C4Eh

2C4Fh

2C50h

2C51h

2C52h 2C53h

2C54h

2C55h

2C56h 2C57h 2C58h 2C59h

2C5Ah

2C5Bh

2C5Ch 2C5Dh

2C5Eh

2C5Fh

2C60h

2C61h

2C62h 2C63h 2C64h

2C65h

2C66h

2C67h

2C68h

2C69h

2C6Ah

2C6Bh 2C6Ch 2C6Dh 2C6Eh 2C6Eh

X: Undefined Note:

The blank areas are reserved and cannot be accessed by users.

Table 4.14	SFR Information (14) ⁽¹⁾
------------	-------------------	--------------------

Address	Register	Symbol	After reset
2E70h	CAN0 Mailbox7 : Message ID	C0MB7	XXh
2E71h			XXh
2E72h			XXh
2F73h			XXh
2F74h			
2E75h	CAN0 Mailbox7 · Data length		XXh
2E76h	CANO Mailbox7 : Data field		XXh
2E70h	Or No Malboxy . Data licit		XXb
2E778b			XXh
2E70h			
267911			
2E7BN			XXN
2E7Ch			XXN
2E7Dh			XXn
2E7Eh	CAN0 Mailbox7 : Time stamp		XXh
2E7Fh		0.01/17.0	XXh
2E80h	CANU Malibox8 : Message ID	COMB8	XXN
2E81h			XXh
2E82h			XXh
2E83h			XXh
2E84h	CANO Malile ave. Data law ath		V/VI-
2E85h	CANU Mailbaya : Data length		
2E860			
2E87h			XXN
2E88N			XXN
2E89h			XXN
2E8An			XXN
2E8Bh			XXN
2E8Ch			XXN
2E8Dh			XXn
2E8Eh	CANU Mailbox8 : Time stamp		XXh
2E8Fh		001400	XXh
2E90h	CANU Maliboxy : Message ID	COMBA	XXN
2E91h			XXn
2E92h			XXh
2E93h			XXN
2E94h			
2E950	CANU Maliboxy : Data length		XXN
2E96n	CANU Malidoxy : Data field		XXN
2E97h			XXN
2E98h			XXn
2E99h			XXN
2E9An			777 X
2E9Bh			
ZE9Ch			
2E9Dh			777 XXU
2E9Eh	CAINU Maliboxy : Time stamp		
2E9FN		COMP10	
2EA0h	CAINU Malidox10 : Message ID	COMBIO	
2EA1h			
2EA2n			
2EA3h			λλή
2EA4h	CANO Mailhaud O - Data langth		VVh
2EA5h			
2EA6h	CAINU Malidox10 : Data field		
2EA/h			
2EA8h			
2EA9h			
2EAAn			
2EACh			
2EADh	CANO Mailhaudo - Tima atamp		
2EAEh	CAINU INIAIIDOX10 : TIME STAMP		XXN
2EAFh			XXN

X: Undefined Note: 1. The blank areas are reserved and cannot be accessed by users.



Table 5.10 Power-on Reset Circuit, Voltage Monitor U Reset Electrical Characteristics	Table 5.10	Power-on Reset Circuit,	Voltage Monitor 0 Reset	Electrical Characteristics (2)
---	------------	-------------------------	-------------------------	--------------------------------

Symbol	Paramotor	Condition		Standard		Linit
Symbol	Falanielei	Condition	Min.	Тур.	Max.	Unit
trth	External power Vcc rise gradient	(1)	0	-	50000	mV/msec

Notes:

1. The measurement condition is Vcc = 2.7 V to 5.5 V and $T_{opr} = -40$ to 85°C (J version) / -40 to 125°C (K version).2. To use the power-on reset function, enable voltage monitor 0 reset by setting the LVDAS bit in the OFS register to 0.



Power-on Reset Circuit Electrical Characteristics Figure 5.3





Figure 5.6 I/O Timing of SSU (Clock Synchronous Communication Mode)



Table 5.20 Serial Interface

Symbol	Parameter	Condition	Stan	Linit		
Symbol	Falameter	Condition	Min.	Max.	Unit	
tc(CK)	CLKi input cycle time		200	-	ns	
tw(скн)	CLKi input "H" width		100	-	ns	
tW(CKL)	CLKi input "L" width		100	-	ns	
td(C-Q)	TXDi output delay time	When external clock selected	-	90	ns	
t h(C-Q)	TXDi hold time		0	-	ns	
tsu(D-C)	RXDi input setup time		10	-	ns	
t h(C-D)	RXDi input hold time		90	-	ns	
td(C-Q)	TXDi output delay time		-	10	ns	
tsu(D-C)	RXDi input setup time	When internal clock selected	90	-	ns	
th(C-D)	RXDi input hold time		90	_	ns	







Table 5.21External Interrupt \overline{INTi} (i = 0 to 4) Input, Key Input Interrupt \overline{Kli} (i = 0 to 3)

Symbol	Parameter		Standard		
Symbol			Max.	Unit	
tw(INH)	INTi input "H" width, Kli input "H" width	250 (1)	-	ns	
tw(INL)	INTi input "L" width, Kli input "L" width	250 ⁽²⁾	-	ns	

Notes:

1. When selecting the digital filter by the INTi input filter select bit, use an INTi input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.

2. When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.







Symbol	Pa	ramator	Condition	St	Llnit		
Symbol	Га	Idifielei	Condition	Min.	Тур.	Max.	Onit
Vон	Output "H" voltage	Other than XOUT	Iон = -1 mA	Vcc - 0.5	-	Vcc	V
		XOUT	Іон = –200 μА	1.0	-	Vcc	V
Vol	Output "L" voltage	Other than XOUT	IOL = 1 mA	-	-	0.5	V
		XOUT	IOL = 200 μA	-	-	0.5	V
VT+-VT-	Hysteresis INT0 to INT4, KI0 to KI3, TRAIO, TRBO, TRCIOA to TRCIOD, TRDIOA0 to TRDIOD0, TRDIOA1 to TRDIOD1, TRCCLK, <u>TRDCLK</u> , TRCTRG, ADTRG, RXD0, RXD2, CLK0, CLK2, SSI, SCL2, SDA2, SSO			0.1	0.4	_	>
		RESET		0.1	0.5	-	V
Ін	Input "H" current		VI = 3 V, Vcc = 3.0 V	-	-	1.0	μA
lı∟	Input "L" current		VI = 0 V, Vcc = 3.0 V	-	-	-1.0	μA
RPULLUP	Pull-up resistance		VI = 0 V, Vcc = 3.0 V	42	84	168	kΩ
Rfxin	Feedback resistance	XIN		-	0.3	-	MΩ
VRAM	RAM hold voltage	·	During stop mode	2.0	_	_	V

Table 5.22Electrical Characteristics (3) $[2.7 V \le VCC < 4.2 V]$

Note:

1. $2.7 \text{ V} \le \text{Vcc} < 4.2 \text{ V}$ at T_{opr} = -40 to 85°C (J version) / -40 to 125°C (K version), f(XIN) = 20 MHz, unless otherwise specified.



Table 5.23Electrical Characteristics (4) $[2.7 V \le Vcc < 3.3 V]$
(Topr = -40 to 85°C (J version), unless otherwise specified.)

Symbol	Parameter		Condition	Standard			Unit
Symbol	Falameter		Condition	Min.	Тур.	Max.	Unit
Icc	Power supply current (Vcc = 2.7 to 3.3 V) Single-chip mode, cutout pips are open	High-speed clock mode (1)	XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	=	7.0	14.5	mA
	other pins are Vss		XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	_	5.6	12.0	mA
			XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	_	3.6	_	mA
			XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	3.0	-	mA
			XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	2.2	-	mA
			XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	1.5	-	mA
		High-speed on-chip oscillator	XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz No division	-	7.0	14.5	mA
	mode	XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	3.0	_	mA	
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR27 = 1, VCA20 = 0	-	85	180	μA
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	-	15	110	μΑ
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	5	100	μΑ
		Stop mode	XIN clock off, $T_{opr} = 25^{\circ}C$ High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	-	2.0	5.0	μΑ
			XIN clock off, $T_{opr} = 85^{\circ}C$ High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	_	13.0	_	μΑ

Note:

1. The typical value (Typ.) indicates the current value when the CPU and the memory operate.

The maximum value (Max.) indicates the current when the CPU, the memory, and the peripheral functions operate and the flash memory is programmed/erased.



Figure 5.13 Serial Interface Timing Diagram when Vcc = 3 V

Table 5.28 External Interrupt INTi (i = 0 to 4) Input, Key Input Interrupt Kli (i = 0 to 3)

Symbol	Parameter		Standard		
Symbol			Max.	Offic	
tw(INH)	INTi input "H" width, Kli input "H" width	380 (1)	-	ns	
tw(INL)	INTi input "L" width, Kli input "L" width	380 (2)	-	ns	

Notes:

1. When selecting the digital filter by the INTi input filter select bit, use an INTi input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.

2. When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.



Figure 5.14 Input Timing for External Interrupt INTi and Key Input Interrupt Kli when Vcc = 3 V



REVISION HISTORY

R8C/34W Group, R8C/34X Group, R8C/34Y Group, R8C/34Z Group Datasheet

Pov	Data		Description
REV.	Date	Page	Summary
0.10	Apr 09, 2010	—	First Edition issued
1.00	Nov 24, 2010	All	"Preliminary" and "Under development" deleted
		14	Figure 1.5 "Voltage detection circuit" added
		28	Table 4.2 006Ch, 006Dh, 0072h, and 0073h revised
		38 to 43	Tables 4.12 to 4.17 "After Reset" notation revised
		46	Table 5.3 "VI > VSS" \rightarrow "VI < VSS", Note 1 revised
		47	Table 5.4 tsamp revised
		48	Table 5.5 "1,000 times" \rightarrow "100 times"
		51	Figure 5.3 Note 1 revised
		57	Table 5.15 "Vcc = 5.0 V" added
		61	Table 5.20 revised
		62	Table 5.22 "Vcc = 3.0 V" added, "[2.7 V \leq Vcc \leq 4.2 V]" \rightarrow "[2.7 V \leq Vcc $<$ 4.2 V]"
		63, 64	Tables 5.23 and 5.24 "[2.7 V \leq Vcc \leq 3.3 V]" \rightarrow "[2.7 V \leq Vcc $<$ 3.3 V]"
		65	Table 5.27 revised
1.10	Jan 31, 2013	15	Figure 1.6 revised

All trademarks and registered trademarks are the property of their respective owners.