



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	48MHz
Connectivity	I²C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	52
Program Memory Size	64KB (32K x 16)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	3930 x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 11x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-TQFP
Supplier Device Package	64-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f66j11-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

### REGISTER 3-3: REFOCON: REFERENCE OSCILLATOR CONTROL REGISTER

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ROON	—	ROSSLP	ROSEL <sup>(1)</sup>	RODIV3	RODIV2	RODIV1	RODIV0
bit 7							bit 0

Legend:				
R = Readal	ble bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value a	at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
bit 7	ROON: F	Reference Oscillator Output B	Enable bit	
	1 = Refei 0 = Refei	ence oscillator output is ava ence oscillator output is disa	ilable on REFO pin abled	
bit 6	Unimple	mented: Read as '0'		
bit 5	ROSSLP	: Reference Oscillator Outpu	ut Stop in Sleep bit	
	1 = Refei 0 = Refei	ence oscillator continues to ence oscillator is disabled in	run in Sleep ı Sleep	
bit 4	ROSEL:	Reference Oscillator Source	Select bit <sup>(1)</sup>	
	1 = Prima 0 = Syste	ary oscillator (EC or HS) is us on clock is used as the base	sed as the base clock clock; base clock reflects any	v clock switching of the device
bit 3-0	RODIV<3	3:0>: Reference Oscillator D	ivisor Select bits	
	1111 <b>= B</b>	ase clock value divided by 3	32,768	
	1110 <b>= B</b>	ase clock value divided by 1	6,384	
	1101 = E	ase clock value divided by 8	3,192	
	1100 - E 1011 = P	ase clock value divided by 4	P 048	
	1010 <b>=</b> E	ase clock value divided by 1	.024	
	1001 <b>=</b> E	ase clock value divided by 5	512	
	1000 <b>=</b> E	ase clock value divided by 2	256	
	0111 <b>= E</b>	ase clock value divided by 1	28	
	0110 = E	ase clock value divided by 6	64 20	
	0101 = E	ase clock value divided by 3	6	
	0.000 = E	ase clock value divided by 8	5	
	0010 = E	ase clock value divided by 4		
	0001 <b>=</b> E	ase clock value divided by 2		
	0000 = E	ase clock value		

**Note 1:** If ROSEL = 1, an EC or HS oscillator must be configured as the default oscillator with the FOSCx Configuration bits to maintain clock output during Sleep mode.

TABLE 5-3:	INITIALIZATION CO	NDII	IONS FOR ALL RE	GISTERS (CONTIN	
Register	Applicable Devices	5	Power-on Reset, Brown-out Reset	MCLR Resets, WDT Reset, RESET Instruction, Stack Resets, CM Resets	Wake-up via WDT or Interrupt
INDF2	PIC18F6XJ1X PIC18F8>	XJ1X	N/A	N/A	N/A
POSTINC2	PIC18F6XJ1X PIC18F8>	XJ1X	N/A	N/A	N/A
POSTDEC2	PIC18F6XJ1X PIC18F8>	XJ1X	N/A	N/A	N/A
PREINC2	PIC18F6XJ1X PIC18F8>	XJ1X	N/A	N/A	N/A
PLUSW2	PIC18F6XJ1X PIC18F8>	XJ1X	N/A	N/A	N/A
FSR2H	PIC18F6XJ1X PIC18F8>	XJ1X	xxxx	0000	uuuu
FSR2L	PIC18F6XJ1X PIC18F8>	XJ1X	XXXX XXXX	uuuu uuuu	սսսս սսսս
STATUS	PIC18F6XJ1X PIC18F8>	XJ1X	x xxxx	u uuuu	u uuuu
TMR0H	PIC18F6XJ1X PIC18F8>	XJ1X	0000 0000	0000 0000	սսսս սսսս
TMR0L	PIC18F6XJ1X PIC18F8>	XJ1X	XXXX XXXX	uuuu uuuu	սսսս սսսս
T0CON	PIC18F6XJ1X PIC18F8>	XJ1X	1111 1111	1111 1111	սսսս սսսս
OSCCON	PIC18F6XJ1X PIC18F8>	XJ1X	0110 q100	0110 q100	0110 q10u
REFOCON	PIC18F6XJ1X PIC18F8>	XJ1X	0-00 0000	u-uu uuuu	u-uu uuuu
CM1CON	PIC18F6XJ1X PIC18F8>	XJ1X	0001 1111	0001 1111	uuuu uuuu
CM2CON	PIC18F6XJ1X PIC18F8>	XJ1X	0001 1111	0001 1111	սսսս սսսս
RCON <sup>(4)</sup>	PIC18F6XJ1X PIC18F8>	XJ1X	0-11 1100	0-qq qquu	u-qq qquu
TMR1H	PIC18F6XJ1X PIC18F8>	XJ1X	XXXX XXXX	uuuu uuuu	uuuu uuuu
ODCON1	PIC18F6XJ1X PIC18F8>	XJ1X	0 0000	u uuuu	u uuuu
TMR1L	PIC18F6XJ1X PIC18F8>	XJ1X	XXXX XXXX	uuuu uuuu	uuuu uuuu
ODCON2	PIC18F6XJ1X PIC18F8>	XJ1X	00	uu	uu
T1CON	PIC18F6XJ1X PIC18F8>	XJ1X	0000 0000	u0uu uuuu	uuuu uuuu
ODCON3	PIC18F6XJ1X PIC18F8>	XJ1X	00	uu	uu
TMR2	PIC18F6XJ1X PIC18F8>	XJ1X	0000 0000	0000 0000	uuuu uuuu
PADCFG1	PIC18F6XJ1X PIC18F8>	XJ1X	0	u	u
PR2	PIC18F6XJ1X PIC18F8>	XJ1X	1111 1111	1111 1111	1111 1111
MEMCON	PIC18F6XJ1X PIC18F8>	XJ1X	0-0000	0-0000	u-uuuu
T2CON	PIC18F6XJ1X PIC18F8>	XJ1X	-000 0000	-000 0000	-uuu uuuu
SSP1BUF	PIC18F6XJ1X PIC18F8>	XJ1X	xxxx xxxx	սսսս սսսս	սսսս սսսս
SSP1ADD	PIC18F6XJ1X PIC18F8>	XJ1X	0000 0000	0000 0000	uuuu uuuu
SSP1MSK	PIC18F6XJ1X PIC18F8>	XJ1X	1111 1111	uuuu uuuu	սսսս սսսս
SSP1STAT	PIC18F6XJ1X PIC18F8>	XJ1X	0000 0000	0000 0000	uuuu uuuu
SSP1CON1	PIC18F6XJ1X PIC18F8>	XJ1X	0000 0000	0000 0000	սսսս սսսս
SSP1CON2	PIC18F6XJ1X PIC18F8>	XJ1X	0000 0000	0000 0000	uuuu uuuu

# TABLE 5-3: INITIALIZATION CONDITIONS FOR ALL REGISTERS<sup>(4)</sup> (CONTINUED)

**Legend:** u = unchanged; x = unknown; - = unimplemented bit, read as '0'; q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

**Note 1:** When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

- 2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).
- 3: One or more bits in the INTCONx or PIRx registers will be effected (to cause wake-up).
- 4: See Table 5-2 for Reset value for specific conditions.

# 6.1.3 PIC18F8XJ11/8XJ16 PROGRAM MEMORY MODES

The 80-pin devices in this family can address up to a total of 2 Mbytes of program memory. This is achieved through the External Memory Bus (EMB). There are two distinct operating modes available to the controllers:

- Microcontroller (MC)
- Extended Microcontroller (EMC)

The program memory mode is determined by setting the EMBx Configuration bits (CONFIG3L<5:4>), as shown in Register 6-1. (See also Section 25.1 "Configuration Bits" for additional details on the device Configuration bits.)

The program memory modes operate as follows:

 The Microcontroller Mode accesses only on-chip Flash memory. Attempts to read above the top of on-chip memory causes a read of all '0's (a NOP instruction).

The Microcontroller mode is also the only operating mode available to 64-pin devices.

 The Extended Microcontroller Mode allows access to both internal and external program memories as a single block. The device can access its entire on-chip program memory; above this, the device accesses external program memory up to the 2-Mbyte program space limit. Execution automatically switches between the two memories as required.

The setting of the EMBx Configuration bits also controls the address bus width of the External Memory Bus. This is covered in more detail in **Section 8.0** "External Memory Bus".

In all modes, the microcontroller has complete access to data RAM.

Figure 6-3 compares the memory maps of the different program memory modes. The differences between on-chip and external memory access limitations are more fully explained in Table 6-2.

### REGISTER 6-1: CONFIG3L: CONFIGURATION REGISTER 3 LOW

R/WO-1	R/WO-1	R/WO-1	R/WO-1	R/WO-1	U-0	U-0	U-0
WAIT <sup>(1)</sup>	BW(1)	EMB1 <sup>(1)</sup>	EMB0 <sup>(1)</sup>	EASHFT <sup>(1)</sup>	—	—	—
bit 7							bit 0

Legend:	WO = Write-Once bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	WAIT: External Bus Wait Enable bit <sup>(1)</sup>
	1 = Wait states on the external bus are disabled
	0 = Wait states on the external bus are enabled and selected by MEMCON<5:4>
bit 6	BW: Data Bus Width Select bit <sup>(1)</sup>
	1 = 16-Bit Data Width modes
	0 = 8-Bit Data Width modes
bit 5-4	EMB1:EMB0: External Memory Bus Configuration bits <sup>(1)</sup>
	11 = Microcontroller mode, external bus disabled
	10 = Extended Microcontroller mode, 12-bit address width for external bus
	01 = Extended Microcontroller mode, 16-bit address width for external bus
	00 = Extended Microcontroller mode, 20-bit address width for external bus
bit 3	EASHFT: External Address Bus Shift Enable bit <sup>(1)</sup>
	1 = Address shifting is enabled – external address bus is shifted to start at 000000h
	0 = Address shifting is disabled – external address bus reflects the PC value
bit 2-0	Unimplemented: Read as '0'

Note 1: These bits are implemented only on 80-pin devices.

## 8.2 Address and Data Width

The PIC18F87J11 family of devices can be independently configured for different address and data widths on the same memory bus. Both address and data width are set by Configuration bits in the CONFIG3L register. As Configuration bits, this means that these options can only be configured by programming the device and are not controllable in software.

The BW bit selects an 8-bit or 16-bit data bus width. Setting this bit (default) selects a data width of 16 bits.

The EMB<1:0> bits determine both the program memory operating mode and the address bus width. The available options are 20-bit, 16-bit and 12-bit, as well as Microcontroller mode (external bus disabled). Selecting a 16-bit or 12-bit width makes a corresponding number of high-order lines available for I/O functions. These pins are no longer affected by the setting of the EBDIS bit. For example, selecting a 16-Bit Addressing mode (EMB<1:0> = 01) disables A<19:16> and allows PORTH<3:0> to function without interruptions from the bus. Using the smaller address widths allows users to tailor the memory bus to the size of the external memory space for a particular design while freeing up pins for dedicated I/O operation.

Because the EMBx bits have the effect of disabling pins for memory bus operations, it is important to always select an address width at least equal to the data width. If a 12-bit address width is used with a 16-bit data width, the upper four bits of data will not be available on the bus.

All combinations of address and data widths require multiplexing of address and data information on the same lines. The address and data multiplexing, as well as I/O ports made available by the use of smaller address widths, are summarized in Table 8-2.

# 8.2.1 ADDRESS SHIFTING ON THE EXTERNAL BUS

By default, the address presented on the external bus is the value of the PC. In practical terms, this means that addresses in the external memory device, below the top of on-chip memory, are unavailable to the microcontroller. To access these physical locations, the glue logic between the microcontroller and the external memory must somehow translate the addresses.

To simplify the interface, the external bus offers an extension of Extended Microcontroller mode that automatically performs address shifting. This feature is controlled by the EASHFT Configuration bit. Setting this bit offsets addresses on the bus by the size of the microcontroller's on-chip program memory and sets the bottom address at 0000h. This allows the device to use the entire range of physical addresses of the external memory.

### 8.2.2 21-BIT ADDRESSING

As an extension of the 20-bit address width operation, the External Memory Bus can also fully address a 2-Mbyte memory space. This is done by using the Bus Address bit 0 (BA0) control line as the Least Significant bit of the address. The UB and LB control signals may also be used with certain memory devices to select the upper and lower bytes within a 16-bit wide data word.

This addressing mode is available in both 8-bit and certain 16-Bit Data Width modes. Additional details are provided in Section 8.6.3 "16-Bit Byte Select Mode" and Section 8.7 "8-Bit Data Width Mode".

Data Width	Address Width	Multiplexed Data and Address Lines (and Corresponding Ports)	Address Only Lines (and Corresponding Ports)	Ports Available for I/O
	12-Bit		AD<11:8> (PORTE<3:0>)	PORTE<7:4>, All of PORTH
8-Bit	16-Bit	AD<7:0>	AD<15:8> (PORTE<7:0>)	All of PORTH
	20-Bit		A<19:16>, AD<15:8> (PORTH<3:0>, PORTE<7:0>)	_
	16-Bit	AD<15:0>	—	All of PORTH
16-Bit	20-Bit	(PORTD<7:0>, PORTE<7:0>)	A<19:16> (PORTH<3:0>)	_

### TABLE 8-2: ADDRESS AND DATA LINES FOR DIFFERENT ADDRESS AND DATA WIDTHS

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page:
PORTF	RF7	RF6	RF5	RF4	RF3	RF2	RF1	_	65
LATF	LATF7	LATF6	LATF5	LATF4	LATF3	LATF2	LATF1	—	64
TRISF	TRISF7	TRISF6	TRISF5	TRISF4	TRISF3	TRISF2	TRISF1	—	64
ANCON0 <sup>(1)</sup>	PCFG7	PCFG6	—	PCFG4	PCFG3	PCFG2	PCFG1	PCFG0	63
ANCON1 <sup>(1)</sup>	PCFG15	PCFG14	PCFG13	PCFG12	PCFG11	PCFG10	PCFG9	PCFG8	63

TABLE 11-15: SUMMARY OF REGISTERS ASSOCIATED WITH PORTF

**Legend:** — = unimplemented, read as '0'. Shaded cells are not used by PORTF.

Note 1: Configuration SFR overlaps with the default SFR at this address; available only when WDTCON<4> = 1.

### 12.2.1.1 WRITE TO SLAVE PORT

When chip select is active and a write strobe occurs (PMCS = 1 and PMWR = 1), the data from PMD<7:0> is captured into the PMDIN1L register. The PMPIF and IBF flag bits are set when the write ends. The timing for the control signals in Write mode is shown in Figure 12-3. The polarity of the control signals are configurable.

# 12.2.1.2 READ FROM SLAVE PORT

When chip select is active and a read strobe occurs (PMCS = 1 and PMRD = 1), the data from the PMDOUTL1 register (PMDOUTL1<7:0>) is presented onto PMD<7:0>. The timing for the control signals in Read mode is shown in Figure 12-4.





### FIGURE 12-4: PARALLEL SLAVE PORT READ WAVEFORMS



# 12.3 Master Port Modes

In its Master modes, the PMP module provides an 8-bit data bus, up to 16 bits of address and all the necessary control signals to operate a variety of external parallel devices, such as memory devices, peripherals and slave microcontrollers. To use the PMP as a master, the module must be enabled (PMPEN = 1) and the mode must be set to one of the two possible Master modes (PMMODEH<1:0> = 10 or 11).

Because there are a number of parallel devices with a variety of control methods, the PMP module is designed to be extremely flexible to accommodate a range of configurations. Some of these features include:

- 8 and 16-Bit Data modes on an 8-bit data bus
- Configurable address/data multiplexing
- Up to two chip select lines
- · Up to 16 selectable address lines
- Address auto-increment and auto-decrement
- · Selectable polarity on all control lines
- Configurable Wait states at different stages of the read/write cycle

## 12.3.1 PMP AND I/O PIN CONTROL

Multiple control bits are used to configure the presence or absence of control and address signals in the module. These bits are PTBEEN, PTWREN, PTRDEN and PTEN<15:0>. They give the user the ability to conserve pins for other functions and allow flexibility to control the external address. When any one of these bits is set, the associated function is present on its associated pin; when clear, the associated pin reverts to its defined I/O port function.

Setting a PTENx bit will enable the associated pin as an address pin and drive the corresponding data contained in the PMADDR register. Clearing the PTENx bit will force the pin to revert to its original I/O function.

For the pins configured as chip select (PMCS1 or PMCS2) with the corresponding PTENx bit set, chip select pins drive inactive data (with polarity defined by the CS1P and CS2P bits) when a read or write operation is not being performed. The PTEN0 and PTEN1 bits also control the PMALL and PMALH signals. When multiplexing is used, the associated address latch signals should be enabled.

### 12.3.2 READ/WRITE CONTROL

The PMP module supports two distinct read/write signaling methods. In Master Mode 1, read and write strobes are combined into a single control line, PMRD/PMWR. A second control line, PMENB, determines when a read or write action is to be taken. In Master Mode 2, separate read and write strobes (PMRD and PMWR) are supplied on separate pins. All control signals (PMRD, PMWR, PMBE, PMENB, PMAL and PMCSx) can be individually configured as either positive or negative polarity. Configuration is controlled by separate bits in the PMCONL register. Note that the polarity of control signals that share the same output pin (for example, PMWR and PMENB) are controlled by the same bit; the configuration depends on which Master Port mode is being used.

### 12.3.3 DATA WIDTH

The PMP supports data widths of both 8 and 16 bits. The data width is selected by the MODE16 bit (PMMODEH<2>). Because the data path into and out of the module is only 8 bits wide, 16-bit operations are always handled in a multiplexed fashion, with the Least Significant Byte of data being presented first. To differentiate data bytes, the Port Enable (PMBE) bit control strobe is used to signal when the Most Significant Byte of data is being presented on the data lines.

### 12.3.4 ADDRESS MULTIPLEXING

In either of the Master modes (PMMODEH<1:0> = 1x), the user can configure the address bus to be multiplexed together with the data bus. This is accomplished using the ADRMUX<1:0> bits (PMCONH<4:3>). There are three address multiplexing modes available; typical pinout configurations for these modes are shown in Figure 12-9, Figure 12-10 and Figure 12-11.

In Demultiplexed mode (PMCONH<4:3> = 00), data and address information are completely separated. Data bits are presented on PMD<7:0>, and address bits are presented on PMADDRH<7:0> and PMADDRL<7:0>.

In Partially Multiplexed mode (PMCONH<4:3> = 01), the lower eight bits of the address are multiplexed with the data pins on PMD<7:0>. The upper eight bits of address are unaffected and are presented on PMADDRH<7:0>. The PMA0 pin is used as an address latch and presents the Address Latch Low (PMALL) enable strobe. The read and write sequences are extended by a complete CPU cycle during which the address is presented on the PMD<7:0> pins.

In Fully Multiplexed mode (PMCONH<4:3> = 10), the entire 16 bits of the address are multiplexed with the data pins on PMD<7:0>. The PMA0 and PMA1 pins are used to present Address Latch Low (PMALL) enable and Address Latch High (PMALH) enable strobes, respectively. The read and write sequences are extended by two complete CPU cycles. During the first cycle, the lower eight bits of the address are presented on the PMD<7:0> pins with the PMALL strobe active. During the second cycle, the upper eight bits of the address are presented on the PMD<7:0> pins with the PMALH strobe active. In the event the upper address bits are configured as chip select pins, the corresponding address bits are automatically forced to '0'.

# FIGURE 12-17: READ TIMING, 8-BIT DATA, PARTIALLY MULTIPLEXED ADDRESS, ENABLE STROBE

0	1   Q2   Q3   Q4   C	01 Q2 Q3	Q4 Q1	Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1   Q2   Q3   Q4   Q1   Q2   Q3   Q4
PMCS2			<u>1 1</u> 1 1 1 1	1 1 1 1 1 1		
PMCS1	/		• • • • • • • •	· · ·		
PMD<7:0> —		Address<7:	0> )	Data	<u>þ</u>	
PMA<13:8>			<del>1 1</del> 1 1	· · ·		
PMRD/PMWR		 	· · ·	<u> </u>	. <u></u> I	
PMENB			i i • •		l	
PMALL						
PMPIF		1	, , , , , ,			
BUSY		1		<u>.</u>		

# FIGURE 12-18: WRITE TIMING, 8-BIT DATA, PARTIALLY MULTIPLEXED ADDRESS, ENABLE STROBE

	Q1   Q2   Q3   Q4	Q1 Q2 Q3	Q4 0	Q1 Q2	Q3	Q4	Q1   Q2   Q3   0	Q4   Q1   Q2   Q3   Q4   Q1   Q2   Q3   Q4
PMCS2		   	<u>1 1</u> 1 1 1 1	- - - -	     			
PMCS1	/	, <u> </u>	<u>1 1</u> 1 1 1 1					I I I
PMD<7:0> -		Address<7	0> (	D	ata			1
PMA<13:8>	1 1 1	1	1 1 1 1	   	1			
PMRD/PMWR	ı ı	 	÷-ľ					1 
PMENB					ĺ			1  1
PMALL _								
BUSY	 /	1 1 1	÷		1			k 1 1
	/i	1	· L					•

### FIGURE 12-19: READ TIMING, 8-BIT DATA, FULLY MULTIPLEXED 16-BIT ADDRESS

	Q1   Q2   Q3   Q4	Q1	Q2 Q	3 Q4	Q1	Q2 Q3	Q4	Q1	Q2	Q3 Q4	Q1 Q2 Q	3 Q4 Q1 Q2 Q3 Q4
PMCS2	Ĭ	, ! 			, ,			i •			<u>`</u>	
PMCS1	I										<u>i</u>	1 1
PMD<7:0>	{	Ac	dress<	7:0>	Ad	dress<1	5:8>	)—	, , ,	Data	j	
PMWR	1 1 1	ו ו ו	 	1 1	<u>.</u>	I I	1 1	1 1		 	1 1 1	
PMRD	1 1		L			L	i				<u> </u>	1 1 1
PMALL	1 1 1			<u> </u>	1 1 1		1	1 1 1	1 1 1		, , ,	
PMALH		ı 		ı 	<u>.</u>		7		۱ ۱		i ii	
PMPIF			 	1 1	1 1 1	 	1 1	1 1 1	1 1 1	   	1 1	
BUSY	[	1	1	1		1		\	ı	1	1 1	1

FIGURE 19-2:	PWM OUTPUT RELATIONSHIPS (	(ACTIVE-HIGH STATE)

CCP1CON<7:6>	0 SIGNAL		Duty	PR2 + 1		
		-		Period		
00 (Single Output)	P1A Modulated		uelav(1)	 (1)		
	P1A Modulated				i 	
10 (Half-Bridge)	P1B Modulated			   	'	
	P1A Active					
(Full-Bridge,	P1B Inactive					
•• Forward)	P1C Inactive			I I	- 	
	P1D Modulated				1 1 1	
	P1A Inactive			1 1 	1 1 1	
11 (Full-Bridge,	P1B Modulated					
Reverse)	P1C Active					
	P1D Inactive	_ <u>¦</u>		1 1 1	1 1 1	

### FIGURE 19-3: PWM OUTPUT RELATIONSHIPS (ACTIVE-LOW STATE)

gle Output)	P1A Modulated	-	Cycle	Period	<b>&gt;</b>
gle Output)	P1A Modulated	1		1	-
					I
	P1A Modulated		• (1)		
alf-Bridge)	P1B Modulated		ay	Delay	
	P1A Active				1 1
ıll-Bridge,	P1B Inactive				I
Forward)	P1C Inactive	<u>_</u>			I 
	P1D Modulated				
	P1A Inactive	'			I
ıll-Bridge,	P1B Modulated				I I
leverse)	P1C Active				1 1 1
	P1D Inactive			· · ·	¦
lips:		I I		1	:
	alf-Bridge) ull-Bridge, Forward) ull-Bridge, Reverse) hips: 4 * Tosc * (Pf	alf-Bridge) P1B Modulated P1A Active P1A Active P1B Inactive P1C Inactive P1D Modulated P1A Inactive P1A Modulated P1A Inactive P1B Modulated P1C Active P1D Inactive P1D Inactive	alf-Bridge)       P1B Modulated       Definition         P1A Active	alf-Bridge)       P1B Modulated       Delay**         P1A Active	alf-Bridge)       P1B Modulated       Delay V         P1A Active

- Delay = 4 \* Tosc \* (ECCP1DEL<6:0>)
- Note 1: Dead-band delay is programmed using the ECCP1DEL register (Section 19.4.6 "Programmable Dead-Band Delay").

### FIGURE 19-8: PWM DIRECTION CHANGE



Note 1: The direction bit in the ECCP1 Control register (CCP1CON<7>) is written at any time during the PWM cycle.
 When changing directions, the P1A and P1C signals switch before the end of the current PWM cycle at intervals of 4 Tosc, 16 Tosc or 64 Tosc, depending on the Timer2 prescaler value. The modulated P1B and P1D signals are inactive at this time.





### 19.4.7.1 Auto-Shutdown and Automatic Restart

The auto-shutdown feature can be configured to allow automatic restarts of the module following a shutdown event. This is enabled by setting the P1RSEN bit of the ECCP1DEL register (ECCP1DEL<7>).

In Shutdown mode with P1RSEN = 1 (Figure 19-10), the ECCP1ASE bit will remain set for as long as the cause of the shutdown continues. When the shutdown condition clears, the ECCP1ASE bit is cleared. If P1RSEN = 0 (Figure 19-11), once a shutdown condition occurs, the ECCP1ASE bit will remain set until it is cleared by firmware. Once ECCP1ASE is cleared, the Enhanced PWM will resume at the beginning of the next PWM period.

Note:	Writing to the ECCP1ASE bit is disabled
	while a shutdown condition is active.

Independent of the P1RSEN bit setting, if the auto-shutdown source is one of the comparators, the shutdown condition is a level. The ECCP1ASE bit cannot be cleared as long as the cause of the shutdown persists.

The Auto-Shutdown mode can be forced by writing a '1' to the ECCP1ASE bit.

# 19.4.8 START-UP CONSIDERATIONS

When the ECCP1 module is used in the PWM mode, the application hardware must use the proper external pull-up and/or pull-down resistors on the PWM output pins. When the microcontroller is released from Reset, all of the I/O pins are in the high-impedance state. The external circuits must keep the power switch devices in the OFF state until the microcontroller drives the I/O pins with the proper signal levels, or activates the PWM output(s).

The CCP1M<1:0> bits (CCP1CON<1:0>) allow the user to choose whether the PWM output signals are active-high or active-low for each pair of PWM output pins (P1A/P1C and P1B/P1D). The PWM output polarities must be selected before the PWM pins are configured as outputs. Changing the polarity configuration while the PWM pins are configured as outputs is not recommended since it may result in damage to the application circuits.

The P1A, P1B, P1C and P1D output latches may not be in the proper states when the PWM module is initialized. Enabling the PWM pins for output at the same time as the ECCP1 module may cause damage to the application circuit. The ECCP1 module must be enabled in the proper output mode and complete a full PWM cycle before configuring the PWM pins as outputs. The completion of a full PWM cycle is indicated by the TMR2IF bit being set as the second PWM period begins.

### FIGURE 19-10: PWM AUTO-SHUTDOWN (P1RSEN = 1, AUTO-RESTART ENABLED)



### FIGURE 19-11: PWM AUTO-SHUTDOWN (P1RSEN = 0, AUTO-RESTART DISABLED)



© 2007-2012 Microchip Technology Inc.

NOTES:

#### FIGURE 20-1: MSSPx BLOCK DIAGRAM (SPI MODE)



**Note:** Only port I/O names are used in this diagram for the sake of brevity. Refer to the text for a full list of multiplexed functions.

## 20.3.1 REGISTERS

Each MSSP module has four registers for SPI mode operation. These are:

- MSSPx Control Register 1 (SSPxCON1)
- MSSPx Status Register (SSPxSTAT)
- Serial Receive/Transmit Buffer Register (SSPxBUF)
- MSSPx Shift Register (SSPxSR) Not directly accessible

SSPxCON1 and SSPxSTAT are the control and status registers in SPI mode operation. The SSPxCON1 register is readable and writable. The lower 6 bits of the SSPxSTAT are read-only. The upper two bits of the SSPxSTAT are read/write.

SSPxSR is the shift register used for shifting data in or out. SSPxBUF is the buffer register to which data bytes are written to or read from.

In receive operations, SSPxSR and SSPxBUF together create a double-buffered receiver. When SSPxSR receives a complete byte, it is transferred to SSPxBUF and the SSPxIF interrupt is set.

During transmission, the SSPxBUF is not double-buffered. A write to SSPxBUF will write to both SSPxBUF and SSPxSR.

Note: Because the SSPxBUF register is double-buffered, using read-modify-write instructions, such as BCF, COMF, etc., will not work.
 Similarly, when debugging under an in-circuit debugger, performing actions that cause reads of SSPxBUF (mouse hovering, watch, etc.) can consume data that the application code was expecting to receive.

## 20.4.4 CLOCK STRETCHING

Both 7-Bit and 10-Bit Slave modes implement automatic clock stretching during a transmit sequence.

The SEN bit (SSPxCON2<0>) allows clock stretching to be enabled during receives. Setting SEN will cause the SCLx pin to be held low at the end of each data receive sequence.

### 20.4.4.1 Clock Stretching for 7-Bit Slave Receive Mode (SEN = 1)

In 7-Bit Slave Receive mode, on the falling edge of the ninth clock at the end of the ACK sequence, if the BF bit is set, the CKP bit in the SSPxCON1 register is automatically cleared, forcing the SCLx output to be held low. The CKP bit, being cleared to '0', will assert the SCLx line low. The CKP bit must be set in the user's ISR before reception is allowed to continue. By holding the SCLx line low, the user has time to service the ISR and read the contents of the SSPxBUF before the master device can initiate another receive sequence. This will prevent buffer overruns from occurring (see Figure 20-15).

- Note 1: If the user reads the contents of the SSPxBUF before the falling edge of the ninth clock, thus clearing the BF bit, the CKP bit will not be cleared and clock stretching will not occur.
  - 2: The CKP bit can be set in software regardless of the state of the BF bit. The user should be careful to clear the BF bit in the ISR before the next receive sequence in order to prevent an overflow condition.

### 20.4.4.2 Clock Stretching for 10-Bit Slave Receive Mode (SEN = 1)

In 10-Bit Slave Receive mode, during the address sequence, clock stretching automatically takes place but CKP is not cleared. During this time, if the UA bit is set after the ninth clock, clock stretching is initiated. The UA bit is set after receiving the upper byte of the 10-bit address and following the receive of the second byte of the 10-bit address with the R/W bit cleared to '0'. The release of the clock line occurs upon updating SSPxADD. Clock stretching will occur on each data receive sequence as described in 7-bit mode.

Note: If the user polls the UA bit and clears it by updating the SSPxADD register before the falling edge of the ninth clock occurs, and if the user hasn't cleared the BF bit by reading the SSPxBUF register before that time, then the CKP bit will still NOT be asserted low. Clock stretching on the basis of the state of the BF bit only occurs during a data sequence, not an address sequence.

### 20.4.4.3 Clock Stretching for 7-Bit Slave Transmit Mode

The 7-Bit Slave Transmit mode implements clock stretching by clearing the CKP bit after the falling edge of the ninth clock if the BF bit is clear. This occurs regardless of the state of the SEN bit.

The user's ISR must set the CKP bit before transmission is allowed to continue. By holding the SCLx line low, the user has time to service the ISR and load the contents of the SSPxBUF before the master device can initiate another transmit sequence (see Figure 20-10).

- Note 1: If the user loads the contents of SSPxBUF, setting the BF bit before the falling edge of the ninth clock, the CKP bit will not be cleared and clock stretching will not occur.
  - **2:** The CKP bit can be set in software regardless of the state of the BF bit.

### 20.4.4.4 Clock Stretching for 10-Bit Slave Transmit Mode

In 10-Bit Slave Transmit mode, clock stretching is controlled during the first two address sequences by the state of the UA bit, just as it is in 10-Bit Slave Receive mode. The first two addresses are followed by a third address sequence, which contains the high-order bits of the 10-bit address and the R/W bit set to '1'. After the third address sequence is performed, the UA bit is not set, the module is now configured in Transmit mode and clock stretching is controlled by the BF flag as in 7-Bit Slave Transmit mode (see Figure 20-13).

### FIGURE 20-29: BUS COLLISION DURING START CONDITION (SCLx = 0)



### FIGURE 20-30: BRG RESET DUE TO SDAX ARBITRATION DURING START CONDITION



## FIGURE 21-6: EUSARTx RECEIVE BLOCK DIAGRAM



### FIGURE 21-7: ASYNCHRONOUS RECEPTION



BNC	BNN							
Syntax:	Synt							
Operands:	-128 ≤ n ≤ 1	-128 ≤ n ≤ 127						
Operation:	if Carry bit (PC) + 2 +	if Carry bit is '0', (PC) + 2 + 2n $\rightarrow$ PC						
Status Affected:	None			Statu				
Encoding:	1110	0011 nni	nn nnnn	Enco				
Description:	If the Carry will branch.	bit is '0', then	the program	Desc				
The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is then a two-cycle instruction.								
Words:	1	1						
Cycles:	1(2)			Cycl				
Q Cycle Activity If Jump:	:			Q C If Ju				
Q1	Q2	Q3	Q4	_				
Decode	Read literal 'n'	Process Data	Write to PC					
No operation	No operation	No No operation operatio						
If No Jump:				If N				
Q1	Q2	Q3	Q4	_				
Decode	Read literal 'n'	Process Data	No operation					
Example:	HERE	BNC Jump		Exar				
Before Insti PC After Instru If Carr F If Carr F	ruction = ad ction y = 0; 'C = ad y = 1; 'C = ad	dress (HERE	)					

BNN		Branch if Not Negative						
Synta	ax:	BNN n	BNN n					
Oper	ands:	-128 ≤ n ≤	$-128 \le n \le 127$					
Oper	ation:	if Negative (PC) + 2 +	if Negative bit is '0', (PC) + 2 + 2n $\rightarrow$ PC					
Statu	s Affected:	: None						
Enco	oding:	1110	0111 nr	nnn nnnn				
Desc	cription:	If the Nega program w	If the Negative bit is '0', then the program will branch.					
The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is then a two-cycle instruction.								
Words: 1								
Cycles: 1(2)								
Q C If Ju	ycle Activity: imp:							
	Q1	Q2	Q3	Q4				
	Decode	Read literal 'n'	Process Data	Write to PC				
	No	No	No	No				
	operation	operation	operation	operation				
lf No	o Jump:							
	Q1	Q2	Q3	Q4				
	Decode	Read literal	Process	No				
		'n'	Data	operation				
Example: HERE BNN Jump								
	Before Instruc	tion						
	PC After Instruction	= ac	dress (HERE	Ε)				
	After Instructio	)n /e = 0·						
	PC	= 0, = ac	dress (Jump	<b>)</b>				
	If Negativ PC	/e = 1; = ad	= 1; = address (HERE + 2)					

BTFSC	Bit Test File	, Skip if Clear		BTFS	SS	Bit Test File, Skip if Set			
Syntax:	BTFSC f, b	{,a}		Synta	ax:	BTFSS f, b {,a}			
Operands:	$\begin{array}{l} 0 \leq f \leq 255 \\ 0 \leq b \leq 7 \\ a \in [0,1] \end{array}$			Opera	$\begin{array}{llllllllllllllllllllllllllllllllllll$				
Operation:	skip if (f <b>)</b>	= 0		Operation	Operation:		= 1		
Status Affected:	None			Statu	s Affected:	Affected: None			
Encoding:	coding: 1011 bbba ffff fff		Enco	ding:	<b>g</b> : 1010 bbba ff:				
Description:	If bit 'b' in register 'f' is '0', then the next instruction is skipped. If bit 'b' is '0', then the next instruction fetched during the current instruction execution is discarded and a NOP is executed instead, making this a two-cycle instruction.			Desc	ription:	If bit 'b' in re instruction is the next inst current instr and a NOP is this a two-cy	gister 'f' is '1', t skipped. If bit ruction fetched uction executio executed instruction.	hen the next 'b' is '1', then during the n is discarded ead, making	
	lf 'a' is '0', th 'a' is '1', the GPR bank.	e Access Bank BSR is used to	is selected. If select the			lf 'a' is '0', th 'a' is '1', the GPR bank.	e Access Bank BSR is used to	is selected. If select the	
	If 'a' is '0' and is enabled, the Indexed Lite whenever f ≤ Section 26.2 Bit-Oriented Literal Offset	d the extended his instruction of ral Offset Addre 95 (5Fh). See 2.3 "Byte-Orie Instructions et Mode" for de	instruction set operates in essing mode nted and in Indexed etails.			If 'a' is '0' an set is enable Indexed Lite whenever f Section 26. Bit-Oriented Literal Offs	d the extended d, this instruction ral Offset Addro ≤ 95 (5Fh). See 2.3 "Byte-Orie d Instructions et Mode" for do	l instruction on operates in essing mode nted and in Indexed etails.	
Words:	1			Word	s:	1			
Cycles:	1(2) <b>Note:</b> 3 cy by a	cles if skip and 2-word instruc	followed tion.	Cycle	es:	1(2) Note: 3 c by	ycles if skip and a 2-word instru	d followed ction.	
Q Cycle Activity:				QC	vcle Activity:				
Q1	Q2	Q3	Q4		Q1	Q2	Q3	Q4	
Decode	Read	Process	No		Decode	Read	Process	No	
lf skip:	register i	Dala	operation	lfek	n.	register i	Data	operation	
Q1	Q2	Q3	Q4	11 514	φ. Q1	Q2	Q3	Q4	
No	No	No	No		No	No	No	No	
operation	operation	operation	operation		operation	operation	operation	operation	
If skip and followed	by 2-word ins	truction:		lf sk	ip and followed	by 2-word ins	truction:		
Q1	Q2	Q3	Q4		Q1	Q2	Q3	Q4	
No	No	No	No		No	No	No	No	
No	No	No	No		No	No	No	No	
operation	operation	operation	operation		operation	operation	operation	operation	
Example:	HERE BI FALSE : TRUE :	FFSC FLAG	, 1, 0	<u>Exam</u>	<u>iple:</u>	HERE B' FALSE : TRUE :	IFSS FLAG	, 1, 0	
Before Instructi	ion				Before Instruct	tion			
PC After Instructior If FLAG<1 PC If FLAG<1 PC	= add  > = 0; = add  > = 1; = add	ress (HERE) ress (TRUE) ress (FALSE)			PC After Instructio If FLAG< PC If FLAG< PC	= add n 1> = 0; = add 1> = 1; = add	ress (HERE)		
		. ,			. 0				

	20 211						
Param. No.	Symbol	Characteristic		Min	Max	Units	Conditions
100	Thigh	Clock High Time	100 kHz mode	2(Tosc)(BRG + 1)	-	ms	
			400 kHz mode	2(Tosc)(BRG + 1)	—	ms	
			1 MHz mode <sup>(1)</sup>	2(Tosc)(BRG + 1)	—	ms	
101	TLOW	Clock Low Time	100 kHz mode	2(Tosc)(BRG + 1)	—	ms	
			400 kHz mode	2(Tosc)(BRG + 1)	—	ms	
			1 MHz mode <sup>(1)</sup>	2(Tosc)(BRG + 1)	_	ms	
102	TR	SDAx and SCLx	100 kHz mode		1000	ns	CB is specified to be from
		Rise Time	400 kHz mode	20 + 0.1 Св	300	ns	10 to 400 pF
			1 MHz mode <sup>(1)</sup>	_	300	ns	
103	TF	SDAx and SCLx	100 kHz mode		300	ns	CB is specified to be from
		Fall Time	400 kHz mode	20 + 0.1 Св	300	ns	10 to 400 pF
			1 MHz mode <sup>(1)</sup>	_	100	ns	
90	TSU:STA	A Start Condition Setup Time	100 kHz mode	2(Tosc)(BRG + 1)	_	ms	Only relevant for Repeated
			400 kHz mode	2(Tosc)(BRG + 1)	_	ms	Start condition
			1 MHz mode <sup>(1)</sup>	2(Tosc)(BRG + 1)	_	ms	
91	THD:STA	Start Condition Hold Time	100 kHz mode	2(Tosc)(BRG + 1)	_	ms	After this period, the first
			400 kHz mode	2(Tosc)(BRG + 1)	_	ms	clock pulse is generated
			1 MHz mode <sup>(1)</sup>	2(Tosc)(BRG + 1)	—	ms	
106	THD:DAT	Data Input Hold Time	100 kHz mode	0	—	ns	
			400 kHz mode	0	0.9	ms	
			1 MHz mode <sup>(1)</sup>		—	ns	
107	TSU:DAT	Data Input	100 kHz mode	250	—	ns	(Note 2)
		Setup Time	400 kHz mode	100	—	ns	
			1 MHz mode <sup>(1)</sup>	_	_	ns	1
92	Tsu:sto	Stop Condition	100 kHz mode	2(Tosc)(BRG + 1)	_	ms	
		Setup Time	400 kHz mode	2(Tosc)(BRG + 1)	_	ms	
			1 MHz mode <sup>(1)</sup>	2(Tosc)(BRG + 1)	_	ms	1
109	ΤΑΑ	Output Valid	100 kHz mode	—	3500	ns	
		from Clock	400 kHz mode	—	1000	ns	
			1 MHz mode <sup>(1)</sup>	—	_	ns	
110	TBUF	Bus Free Time	100 kHz mode	4.7	_	ms	Time the bus must be free
			400 kHz mode	1.3		ms	before a new transmission
			1 MHz mode <sup>(1)</sup>	—		ms	can start
D102	Св	Bus Capacitive L	oading	—	400	pF	

TABLE 28-27: MSSPx I<sup>2</sup>C<sup>™</sup> BUS DATA REQUIREMENTS

**Note 1:** Maximum pin capacitance = 10 pF for all  $I^2C^{TM}$  pins.

2: A Fast mode I<sup>2</sup>C bus device can be used in a Standard mode I<sup>2</sup>C bus system, but Parameter #107 ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCLx signal. If such a device does stretch the LOW period of the SCLx signal, it must output the next data bit to the SDAx line, Parameter #102 + Parameter #107 = 1000 + 250 = 1250 ns (for 100 kHz mode), before the SCLx line is released.

Param No.	Symbol	Characteristic	Min	Тур	Мах	Units	Conditions
A01	NR	Resolution	—		10	bit	$\Delta V \text{Ref} \geq 3.0 V$
A03	EIL	Integral Linearity Error	—	_	<±1	LSb	$\Delta VREF \ge 3.0V$
A04	Edl	Differential Linearity Error	—	_	<±1	LSb	$\Delta \text{VREF} \geq 3.0 \text{V}$
A06	EOFF	Offset Error	—	_	<±3	LSb	$\Delta VREF \ge 3.0V$
A07	Egn	Gain Error	—	_	<±3	LSb	$\Delta VREF \ge 3.0V$
A10	—	Monotonicity	Gi	Guaranteed <sup>(1)</sup>			$VSS \leq VAIN \leq VREF$
A20	$\Delta VREF$	Reference Voltage Range (VREFH – VREFL)	2.0 3	_		V V	$\begin{array}{l} VDD < 3.0V \\ VDD \geq 3.0V \end{array}$
A21	Vrefh	Reference Voltage High	VSS + $\Delta$ VREF		Vdd	V	
A22	Vrefl	Reference Voltage Low	Vss – 0.3V	_	Vdd - 3.0V	V	
A25	VAIN	Analog Input Voltage	VREFL		VREFH	V	
A30	ZAIN	Recommended Impedance of Analog Voltage Source	—		2.5	kΩ	
A50	IREF	VREF Input Current <sup>(2)</sup>		_	5 150	μΑ μΑ	During VAIN acquisition. During A/D conversion cycle.

 TABLE 28-30:
 A/D CONVERTER CHARACTERISTICS:
 PIC18F87J11 FAMILY (INDUSTRIAL)

Note 1: The A/D conversion result never decreases with an increase in the input voltage and has no missing codes.
2: VREFH current is from RA3/AN3/VREF+ pin or VDD, whichever is selected as the VREFH source. VREFL

current is from RA2/AN2/VREF- pin or VSS, whichever is selected as the VREFL source.



