



Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	48MHz
Connectivity	EBI/EMI, I²C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	68
Program Memory Size	96KB (48K x 16)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	3930 x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 15x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	80-TQFP
Supplier Device Package	80-TQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f86j16-i-pt




TABLE 1-3: PIC18F6XJ1X PINOUT I/O DESCRIPTIONS (CONTINUED)

Pin Name	Pin Number	Pin	Buffer	Description
Pin Name	64-TQFP	Туре	Туре	Description
				PORTA is a bidirectional I/O port.
RA0/AN0 RA0 AN0	24	I/O I	TTL Analog	Digital I/O. Analog Input 0.
RA1/AN1 RA1 AN1	23	I/O I	TTL Analog	Digital I/O. Analog Input 1.
RA2/AN2/VREF- RA2 AN2 VREF-	22	I/O   	TTL Analog Analog	Digital I/O. Analog Input 2. A/D reference voltage (low) input.
RA3/AN3/VREF+ RA3 AN3 VREF+	21	I/O   	TTL Analog Analog	Digital I/O. Analog Input 3. A/D reference voltage (high) input.
RA4/T0CKI RA4 T0CKI	28	I/O I	ST ST	Digital I/O. Timer0 external clock input.
RA5/AN4 RA5 AN4	27	I/O I	TTL Analog	Digital I/O. Analog Input 4.
RA6	_	_	_	See the OSC2/CLKO/RA6 pin.
RA7	_	_	_	See the OSC1/CLKI/RA7 pin.

**Legend:** TTL = TTL compatible input

ST = Schmitt Trigger input with CMOS levels

I = Input

P = Power

 $I^2C$  = ST with  $I^2C^{TM}$  or SMB levels

CMOS = CMOS compatible input or output

Analog = Analog input

O = Output

OD = Open-Drain (no P diode to VDD)

Note 1: Default assignment for ECCP2/P2A when Configuration bit, CCP2MX, is set.

2: Alternate assignment for ECCP2/P2A when Configuration bit, CCP2MX, is cleared.

# 2.4 Voltage Regulator Pins (ENVREG and VCAP/VDDCORE)

The on-chip voltage regulator enable pin, ENVREG, must always be connected directly to either a supply voltage or to ground. Tying ENVREG to VDD enables the regulator, while tying it to ground disables the regulator. Refer to **Section 25.3 "On-Chip Voltage Regulator"** for details on connecting and using the on-chip regulator.

When the regulator is enabled, a low-ESR ( $< 5\Omega$ ) capacitor is required on the VCAP/VDDCORE pin to stabilize the voltage regulator output voltage. The VCAP/VDDCORE pin must not be connected to VDD and must use a capacitor of 10  $\mu$ F connected to ground. The type can be ceramic or tantalum. Suitable examples of capacitors are shown in Table 2-1. Capacitors with equivalent specifications can be used.

Designers may use Figure 2-3 to evaluate ESR equivalence of candidate devices.

It is recommended that the trace length not exceed 0.25 inch (6 mm). Refer to **Section 28.0 "Electrical Characteristics"** for additional information.

When the regulator is disabled, the VCAP/VDDCORE pin must be tied to a voltage supply at the VDDCORE level. Refer to **Section 28.0** "Electrical Characteristics" for information on VDD and VDDCORE.

Note that the "LF" versions of some low pin count PIC18FJ parts (e.g., the PIC18LF45J10) do not have the ENVREG pin. These devices are provided with the voltage regulator permanently disabled; they must always be provided with a supply voltage on the VDDCORE pin.

FIGURE 2-3: FREQUENCY vs. ESR PERFORMANCE FOR SUGGESTED VCAP




TABLE 2-1: SUITABLE CAPACITOR EQUIVALENTS

Make	Part #	Nominal Capacitance	Base Tolerance	Rated Voltage	Temp. Range
TDK	C3216X7R1C106K	10 μF	±10%	16V	-55 to 125°C
TDK	C3216X5R1C106K	10 μF	±10%	16V	-55 to 85°C
Panasonic	ECJ-3YX1C106K	10 μF	±10%	16V	-55 to 125°C
Panasonic	ECJ-4YB1C106K	10 μF	±10%	16V	-55 to 85°C
Murata	GRM32DR71C106KA01L	10 μF	±10%	16V	-55 to 125°C
Murata	GRM31CR61C106KC31L	10 μF	±10%	16V	-55 to 85°C

#### REGISTER 3-2: OSCTUNE: OSCILLATOR TUNING REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
INTSRC	PLLEN	TUN5	TUN4	TUN3	TUN2	TUN1	TUN0				
bit 7	bit 7 bit C										

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 7 INTSRC: Internal Oscillator Low-Frequency Source Select bit

1 = 31.25 kHz device clock derived from 8 MHz INTOSC source (divide-by-256 enabled)

0 = 31 kHz device clock derived from INTRC 31 kHz oscillator

bit 6 PLLEN: Frequency Multiplier PLL Enable bit

1 = PLL is enabled0 = PLL is disabled

bit 5-0 TUN<5:0>: Fast RC Oscillator (INTOSC) Frequency Tuning bits

011111 = Maximum frequency

.

000001

000000 = Center frequency. Fast RC Oscillator is running at the calibrated frequency.

111111

•

100000 = Minimum frequency

# 3.3 Clock Sources and Oscillator Switching

Essentially, PIC18F87J11 family devices have three independent clock sources:

- · Primary oscillators
- · Secondary oscillators
- Internal oscillator

The **primary oscillators** can be thought of as the main device oscillators. These are any external oscillators connected to the OSC1 and OSC2 pins, and include the External Crystal and Resonator modes, and the External Clock modes. If selected by the FOSC<2:0> Configuration bits, the internal oscillator block (either the 31 kHz INTRC or the 8 MHz INTOSC source) may be considered a primary oscillator. The particular mode is defined by the FOSCx Configuration bits. The details of these modes are covered in **Section 3.4** "External **Oscillator Modes**".

The **secondary oscillators** are external clock sources that are not connected to the OSC1 or OSC2 pins. These sources may continue to operate even after the controller is placed in a power-managed mode. PIC18F87J11 family devices offer the Timer1 oscillator

as a secondary oscillator source. This oscillator, in all power-managed modes, is often the time base for functions, such as a Real-Time Clock (RTC). The Timer1 oscillator is discussed in greater detail in Section 14.0 "Timer1 Module".

In addition to being a primary clock source in some circumstances, the **internal oscillator** is available as a power-managed mode clock source. The INTRC source is also used as the clock source for several special features, such as the WDT and Fail-Safe Clock Monitor. The internal oscillator block is discussed in more detail in **Section 3.5** "Internal Oscillator Block".

The PIC18F87J11 family includes features that allow the device clock source to be switched from the main oscillator, chosen by device configuration, to one of the alternate clock sources. When an alternate clock source is enabled, various power-managed operating modes are available.

#### 8.6.2 16-BIT WORD WRITE MODE


Figure 8-2 shows an example of 16-Bit Word Write mode for PIC18F87J11 family devices. This mode is used for word-wide memories which include some of the EPROM and Flash type memories. This mode allows opcode fetches and table reads from all forms of 16-bit memory and table writes to any type of word-wide external memories. This method makes a distinction between TBLWT cycles to even or odd addresses.

During a TBLWT cycle to an even address (TBLPTR<0> = 0), the TABLAT data is transferred to a holding latch and the external address data bus is tri-stated for the data portion of the bus cycle. No write signals are activated.

During a TBLWT cycle to an odd address (TBLPTR<0> = 1), the TABLAT data is presented on the upper byte of the AD<15:0> bus. The contents of the holding latch are presented on the lower byte of the AD<15:0> bus.

The WRH signal is strobed for each write cycle; the WRL pin is unused. The signal on the BA0 pin indicates the LSb of the TBLPTR, but it is left unconnected. Instead, the UB and LB signals are active to select both bytes. The obvious limitation to this method is that the table write must be done in pairs on a specific word boundary to correctly write a word location.

FIGURE 8-2: 16-BIT WORD WRITE MODE EXAMPLE




#### 8.6.3 16-BIT BYTE SELECT MODE

Figure 8-3 shows an example of 16-Bit Byte Select mode. This mode allows table write operations to word-wide external memories with byte selection capability. This generally includes both word-wide Flash and SRAM devices.

During a TBLWT cycle, the TABLAT data is presented on the upper and lower byte of the AD<15:0> bus. The WRH signal is strobed for each write cycle; the WRL pin is not used. The BA0 or UB/LB signals are used to select the byte to be written, based on the Least Significant bit of the TBLPTR register.

Flash and SRAM devices use different control signal combinations to implement Byte Select mode. JEDEC standard Flash memories require that a controller I/O port pin be connected to the memory's BYTE/WORD pin to provide the select signal. They also use the BA0 signal from the controller as a byte address. JEDEC standard static RAM memories, on the other hand, use the UB or LB signals to select the byte.

FIGURE 8-3: 16-BIT BYTE SELECT MODE EXAMPLE



**NOTES:** 

# 11.2 PORTA, TRISA and LATA Registers

PORTA is an 8-bit wide, bidirectional port. It may function as a 6-bit or 7-bit port, depending on the oscillator mode selected. The corresponding Data Direction and Output Latch registers are TRISA and LATA.

The RA4 pin is multiplexed with the Timer0 module clock input to become the RA4/T0CKI pin; it is also multiplexed as the Parallel Master Port data pin (in 80-pin devices). The other PORTA pins are multiplexed with the analog VREF+ and VREF- inputs. The operation of pins, RA<5,3:0>, as A/D Converter inputs is selected by clearing or setting the appropriate PCFGx control bits in the ANCON0 register.

- **Note 1:** RA5 (RA5/PMD4/AN4) is multiplexed as an analog input in all devices and Parallel Master Port data in 80-pin devices.
  - 2: RA5 and RA<3:0> are configured as analog inputs on any Reset and are read as '0'. RA4 is configured as a digital input.

The RA4/T0CKI pin is a Schmitt Trigger input. All other PORTA pins have TTL input levels and full CMOS output drivers.

The TRISA register controls the direction of the PORTA pins, even when they are being used as analog inputs. The user must ensure the bits in the TRISA register are maintained set when using them as analog inputs.

OSC2/CLKO/RA6 and OSC1/CLKI/RA7 normally serve as the external circuit connections for the external (primary) oscillator circuit (HS and HSPLL Oscillator modes), or the external clock input (EC and ECPLL Oscillator modes). In these cases, RA6 and RA7 are not available as digital I/O, and their corresponding TRIS and LAT bits are read as '0'.

For INTIO and INTPLL Oscillator modes (FOSC2 Configuration bit is '0'), either RA7 or both RA6 and RA7 automatically become available as digital I/O, depending on the oscillator mode selected. When RA6 is not configured as a digital I/O, in these cases, it provides a clock output at Fosc/4. A list of the possible configurations for RA6 and RA7, based on oscillator mode, is provided in Table 11-3. For these pins, the corresponding PORTA, TRISA and LATA bits are only defined when the pins are configured as I/O.

TABLE 11-3: FUNCTION OF RA<7:6> IN INTIO AND INTPLL MODES

Oscillator Mode (FOSC<2:0> Configuration)	RA6	RA7
INTPLL1 (011)	CLKO	I/O
INTPLL2 (010)	I/O	I/O
INTIO1 (001)	CLKO	I/O
INTIO2 (000)	I/O	I/O

**Legend:** CLKO = Fosc/4 clock output; I/O = digital port.

#### **EXAMPLE 11-2: INITIALIZING PORTA**

		•••	
CLRF	PORTA	;	Initialize PORTA by
		;	clearing output
		;	data latches
CLRF	LATA	;	Alternate method to
		;	clear data latches
BSF	WDTCON, ADSHR	;	Enable write/read to
		;	the shared SFR
MOVLW	1Fh	;	Configure A/D
MOVWF	ANCON0	;	for digital inputs
BCF	WDTCON, ADSHR	;	Disable write/read
		;	to the shared SFR
MOVLW	H'CF'	;	Value used to
		;	initialize
		;	data direction
MOVWF	TRISA	;	Set RA<3:0> as inputs,
		;	RA<5:4> as outputs

TABLE 11-10: PORTD FUNCTIONS (CONTINUED)

Pin Name	Function	TRIS Setting	I/O	I/O Type	Description
RD6/AD6/	RD6	0	0	DIG	LATD<6> data output.
PMD6/SCK2/		1	I	ST	PORTD<6> data input.
SCL2	AD6 <sup>(2)</sup>	х	0	DIG-3	External Memory Interface, Address/Data Bit 6 output. (1)
		х	I	TTL	External Memory Interface, Data Bit 6 input. <sup>(1)</sup>
	PMD6 <sup>(3)</sup>	х	0	DIG	Parallel Master Port data out.
		х	I	TTL	Parallel Master Port data input.
	SCK2	0	0	DIG	SPI clock output (MSSP2 module); takes priority over port data.
		1	I	ST	SPI clock input (MSSP2 module).
	SCL2	0	0	DIG	I <sup>2</sup> C™ clock output (MSSP2 module); takes priority over port data.
		1	I	ST	I <sup>2</sup> C clock input (MSSP2 module); input type depends on module setting.
RD7/AD7/	RD7	0	0	DIG	LATD<7> data output.
PMD7/SS2		1	I	ST	PORTD<7> data input.
	AD7 <sup>(2)</sup>	х	0	DIG	External Memory Interface, Address/Data Bit 7 output. (1)
		х	I	TTL	External Memory Interface, Data Bit 7 input. (1)
	PMD7 <sup>(3)</sup>	х	0	DIG	Parallel Master Port data out.
		х	I	TTL	Parallel Master Port data input.
	SS2	х	I	TTL	Slave select input for MSSP2 module.

gend: O = Output, I = Input, DIG = Digital Output, ST = Schmitt Buffer Input, TTL = TTL Buffer Input,

x = Don't care (TRIS bit does not affect port direction or is overridden for this option).

Note 1: External Memory Interface I/O takes priority over all other digital and PMP I/O.

2: These bits are available on 80-pin devices only.

**3:** Default configuration for PMP (PMPMX Configuration bit = 1).

TABLE 11-11: SUMMARY OF REGISTERS ASSOCIATED WITH PORTD

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page:
PORTD	RD7	RD6	RD5	RD4	RD3	RD2	RD1	RD0	65
LATD	LATD7	LATD6	LATD5	LATD4	LATD3	LATD2	LATD1	LATD0	64
TRISD	TRISD7	TRISD6	TRISD5	TRISD4	TRISD3	TRISD2	TRISD1	TRISD0	64
PORTG	RDPU	REPU	RJPU <sup>(1)</sup>	RG4	RG3	RG2	RG1	RG0	65

**Legend:** Shaded cells are not used by PORTD.

Note 1: Unimplemented on 64-pin devices, read as '0'.

# 11.8 PORTG, TRISG and LATG Registers

PORTG is a 5-bit wide, bidirectional port. All pins on PORTG are digital only and tolerate voltages up to 5.5V.

PORTG is multiplexed with EUSART2 functions (Table 11-16). PORTG pins have Schmitt Trigger input buffers. PORTG is also multiplexed with address and control functions of the Parallel Master Port.

When enabling peripheral functions, care should be taken in defining TRIS bits for each PORTG pin. Some peripherals override the TRIS bit to make a pin an output, while other peripherals override the TRIS bit to make a pin an input. The user should refer to the corresponding peripheral section for the correct TRIS bit settings. The pin override value is not loaded into the TRIS register. This allows read-modify-write of the TRIS register without concern due to peripheral overrides.

Although the port itself is only five bits wide, PORTG<7:5> bits are still implemented. These are used to control the weak pull-ups on the I/O ports associated with the External Memory Bus (PORTD, PORTE and PORTJ). Setting these bits enables the pull-ups. Since these are control bits and are not associated with port I/O, the corresponding TRISG and LATG bits are not implemented.

#### **EXAMPLE 11-8: INITIALIZING PORTG**


CLRF	PORTG	; Initialize PORTG by
		; clearing output
		; data latches
CLRF	LATG	; Alternate method to clear
		; output data latches
MOVLW	04h	; Value used to initialize
		; data direction
MOVWF	TRISG	; Set RG1:RG0 as outputs
		; RG2 as input
		; RG4:RG3 as outputs

#### 12.2.3.1 READ FROM SLAVE PORT

When chip select is active and a read strobe occurs (PMCS = 1 and PMRD = 1), the data from one of the four output bytes is presented onto PMD<7:0>. Which byte is read depends on the 2-bit address placed on ADDR<1:0>. Table 12-2 shows the corresponding output registers and their associated address.

When an output buffer is read, the corresponding OBxE bit is set. The OBE flag bit is set when all the buffers are empty. If any buffer is already empty (OBxE = 1), the next read to that buffer will generate an OBUF event.

FIGURE 12-7: PARALLEL SLAVE PORT READ WAVEFORMS




#### 12.2.3.2 WRITE TO SLAVE PORT

When chip select is active and a write strobe occurs (PMCS = 1 and PMWR = 1), the data from PMD<7:0> is captured into one of the four input buffer bytes. Which byte is written depends on the 2-bit address placed on ADDRL<1:0>. Table 12-2 shows the corresponding input registers and their associated address.

When an input buffer is written, the corresponding IBxF bit is set. The IBF flag bit is set when all the buffers are written. If any buffer is already written (IBxF = 1), the next write strobe to that buffer will generate an OBUF event and the byte will be discarded.

FIGURE 12-8: PARALLEL SLAVE PORT WRITE WAVEFORMS



#### SSPxSTAT: MSSPx STATUS REGISTER (I<sup>2</sup>C™ MODE) **REGISTER 20-3:**

R/W-0	R/W-0	R-0	R-0	R-0	R-0	R-0	R-0				
SMP	CKE	D/Ā	P(1)	S <sup>(1)</sup>	R/W(2,3)	UA	BF				
bit 7	bit 7 bit										

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 7 SMP: Slew Rate Control bit

In Master or Slave mode:

1 = Slew rate control is disabled for Standard Speed mode (100 kHz and 1 MHz)

0 = Slew rate control is enabled for High-Speed mode (400 kHz)

bit 6 CKE: SMBus Select bit

In Master or Slave mode:

1 = Enables SMBus-specific inputs

0 = Disables SMBus-specific inputs

D/A: Data/Address bit bit 5

In Master mode:

Reserved.

In Slave mode:

1 = Indicates that the last byte received or transmitted was data

0 = Indicates that the last byte received or transmitted was address

bit 4

1 = Indicates that a Stop bit has been detected last

0 = Stop bit was not detected last

S: Start bit(1) bit 3

1 = Indicates that a Start bit has been detected last

0 = Start bit was not detected last

R/W: Read/Write Information bit (2,3) bit 2

In Slave mode:

1 = Read

0 = Write

In Master mode:

1 = Transmit is in progress

0 = Transmit is not in progress

bit 1 **UA:** Update Address bit (10-Bit Slave mode only)

1 = Indicates that the user needs to update the address in the SSPxADD register

0 = Address does not need to be updated

bit 0 BF: Buffer Full Status bit

In Transmit mode:

1 = SSPxBUF is full

0 = SSPxBUF is empty

In Receive mode:

1 = SSPxBUF is full (does not include the  $\overline{ACK}$  and Stop bits)

0 = SSPxBUF is empty (does not include the  $\overline{ACK}$  and Stop bits)

**Note 1:** This bit is cleared on Reset and when SSPEN is cleared.

2: This bit holds the  $R/\overline{W}$  bit information following the last address match. This bit is only valid from the address match to the next Start bit, Stop bit or not ACK bit.

3: ORing this bit with SEN, RSEN, PEN, RCEN or ACKEN will indicate if the MSSPx is in Active mode.

#### 24.2 Voltage Reference Accuracy/Error

The full range of voltage reference cannot be realized due to the construction of the module. The transistors on the top and bottom of the resistor ladder network (Figure 24-1) keep CVREF from approaching the reference source rails. The voltage reference is derived from the reference source; therefore, the CVREF output changes with fluctuations in that source. The tested absolute accuracy of the voltage reference can be found in Section 28.0 "Electrical Characteristics".

#### 24.3 Connection Considerations

The voltage reference module operates independently of the comparator module. The output of the reference generator may be connected to the RF5 pin if the CVROE bit is set. Enabling the voltage reference output onto RA2 when it is configured as a digital input will increase current consumption. Connecting RF5 as a digital output with CVRSS enabled will also increase current consumption.

The RF5 pin can be used as a simple D/A output with limited drive capability. Due to the limited current drive capability, a buffer must be used on the voltage reference output for external connections to VREF. Figure 24-2 shows an example buffering technique.

#### 24.4 Operation During Sleep

When the device wakes up from Sleep through an interrupt or a Watchdog Timer time-out, the contents of the CVRCON register are not affected. To minimize current consumption in Sleep mode, the voltage reference should be disabled.

#### 24.5 Effects of a Reset

A device Reset disables the voltage reference by clearing CVREN (CVRCON<7>). This Reset also disconnects the reference from the RA2 pin by clearing CVROE, and selects the high-voltage range by clearing CVRR. The CVRx value select bits are also cleared.

FIGURE 24-2: COMPARATOR VOLTAGE REFERENCE OUTPUT BUFFER EXAMPLE




TABLE 24-1: REGISTERS ASSOCIATED WITH COMPARATOR VOLTAGE REFERENCE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page:
CVRCON <sup>(2)</sup>	CVREN	CVROE	CVRR	CVRSS	CVR3	CVR2	CVR1	CVR0	65
CM1CON	CON	COE	CPOL	EVPOL1	EVPOL0	CREF	CCH1	CCH0	62
CM2CON	CON	COE	CPOL	EVPOL1	EVPOL0	CREF	CCH1	CCH0	62
TRISA	TRISA7 <sup>(1)</sup>	TRISA6 <sup>(1)</sup>	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	64
TRISF	TRISF7	TRISF6	TRISF5	TRISF4	TRISF3	TRISF2	TRISF1	_	64
ANCON0 <sup>(2)</sup>	PCFG7	PCFG6	_	PCFG4	PCFG3	PCFG2	PCFG1	PCFG0	63
ANCON1 <sup>(2)</sup>	PCFG15	PCFG14	PCFG13	PCFG12	PCFG11	PCFG10	PCFG9	PCFG8	63

**Legend:** — = unimplemented, read as '0'. Shaded cells are not used with the comparator voltage reference.

**Note 1:** These bits are only available in select oscillator modes (FOSC2 Configuration bit = 0); otherwise, they are unimplemented.

2: Configuration SFR, overlaps with default SFR at this address; available only when WDTCON<4> = 1.

BTFS	SC	Bit Test File	, Skip if Clear		BTFS	SS	Bit Test File	, Skip if Set	
Synta	ax:	BTFSC f, b	{,a}		Synta	ax:	BTFSS f, b {	,a}	
Oper	ands:	$0 \le f \le 255$ $0 \le b \le 7$ $a \in [0,1]$			Oper	ands:	$0 \le f \le 255$ $0 \le b \le 7$ $a \in [0,1]$		
Oper	ation:	skip if (f <b>)</b>	= 0		Oper	ation:	skip if (f <b>)</b>	= 1	
Statu	tatus Affected: None			Statu	s Affected:	None			
Enco	Encoding: 1011 bbba ffff ffff			Enco	ding:	1010	bbba ff:	ff ffff	
Desc	ription:	instruction is the next instruction current instru and a NOP is	gister 'f' is '0', to skipped. If bit ruction fetched action execution executed instruction.	'b' is '0', then during the in is discarded ead, making	Desc	ription:	instruction is the next instruction current instru and a NOP is	gister 'f' is '1', t skipped. If bit ruction fetched uction executio executed instruction.	'b' is '1', then during the n is discarded
		•	e Access Bank BSR is used to	is selected. If select the				e Access Bank BSR is used to	
		is enabled, the Indexed Lite whenever f ≤ Section 26.2 Bit-Oriented	d the extended his instruction ral Offset Addr § 95 (5Fh). See 2.3 "Byte-Orie I Instructions et Mode" for d	essing mode ented and in Indexed			set is enable Indexed Lite whenever f section 26.3 Bit-Oriented	d the extended d, this instructional Offset Address 95 (5Fh). See 2.3 "Byte-Oried Instructions et Mode" for de	on operates in essing mode the control of the control the control of the control
Word	s:	1			Word	s:	1		
Cycle	es:	•	cles if skip and 2-word instruc		Cycle	es:		ycles if skip and a 2-word instru	
Q C	ycle Activity:	•			Q C	ycle Activity:	·		
	Q1	Q2	Q3	Q4		Q1	Q2	Q3	Q4
	Decode	Read register 'f'	Process Data	No operation		Decode	Read register 'f'	Process Data	No operation
If sk	ip:	1 oglotor 1	Duta	орогалоп	lf sk	ip:	rogiotor i	Duta	ороганоп
	Q1	Q2	Q3	Q4		Q1	Q2	Q3	Q4
	No	No	No	No		No	No	No	No
الم عادة	operation	operation	operation	operation	16 -1.	operation	operation	operation	operation
II SK	ip and followed Q1	l by 2-word ins Q2	Q3	Q4	II SK	ip and followed Q1	l by 2-word ins Q2	Q3	Q4
	No	No No	No	No		No	No No	No	No No
	operation	operation	operation	operation		operation	operation	operation	operation
	No	No	No	No		No	No	No	No
	operation	operation	operation	operation		operation	operation	operation	operation
Exam	n <u>ple:</u>	HERE BT	TFSC FLAG	3, 1, 0	Exan	nple:	HERE BIFALSE :	rfss flag	, 1, 0
	TRUE :  Before Instruction     PC					Before Instruct PC After Instructio If FLAG< PC If FLAG< PC	= add n 1> = 0; = add 1> = 1;	ress (HERE) ress (FALSE) ress (TRUE)	

TBLRD	Table Read			
Syntax:	TBLRD (*;	*+; *-; +*)		
Operands:	None			
Operation:	if TBLRD *, (Prog Mem TBLPTR - 1 if TBLRD *+ (Prog Mem (TBLPTR) + if TBLRD *-, (Prog Mem (TBLPTR) - if TBLRD +* (TBLPTR) + (Prog Mem	No Change $\cdot$ , (TBLPTR) $\cdot$ 1 $\rightarrow$ TBL $\cdot$ 1 $\rightarrow$ TBL $\cdot$ $\cdot$ $\cdot$ 1 $\rightarrow$ TBL $\cdot$ $\cdot$ 1 $\rightarrow$ TBL	P; ) → TABLA PTR; ) → TABLA PTR;	т,
Status Affected:	None			
Encoding:	0000	0000	0000	10nn nn=0 * =1 *+ =2 *- =3 +*
Description:	This instruct		d to read the	e contents

of Program Memory (P.M.). To address the program memory, a pointer called Table Pointer (TBLPTR) is used.

The TBLPTR (a 21-bit pointer) points to each byte in the program memory. TBLPTR has a 2-Mbyte address range.

TBLPTR<0> = 0:Least Significant Byte of Program Memory Word

TBLPTR<0> = 1:Most Significant Byte of Program Memory Word

The TBLRD instruction can modify the value of TBLPTR as follows:

• no change

post-increment

· post-decrement

pre-increment

Words: Cycles:

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	No operation	No operation	No operation
No operation	No operation (Read Program Memory)	No operation	No operation (Write TABLAT)

TBLRD	Table Read	(Con	tinued)
Example 1:	TBLRD *+	;	
Before Instruction TABLAT TBLPTR MEMORY( After Instruction TABLAT TBLPTR		= = = = =	55h 00A356h 34h 34h 00A357h
Example 2:	TBLRD +*	;	
Before Instruction TABLAT TBLPTR MEMORY( MEMORY( After Instruction TABLAT TBLPTR	01A357h)	= = = =	AAh 01A357h 12h 34h 34h 01A358h

#### XORWF Exclusive OR W with f

Syntax: XORWF f {,d {,a}}

Operands:  $0 \le f \le 255$  $d \in [0,1]$ 

 $\begin{array}{l} d \in [0,1] \\ a \in [0,1] \end{array}$ 

Operation: (W) .XOR. (f)  $\rightarrow$  dest

Status Affected: N, Z

Description:

Encoding: 0001 10da ffff ffff

Exclusive OR the contents of W with register 'f'. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back

in the register 'f'.

If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the

GPR bank.

If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever  $f \le 95$  (5Fh). See Section 26.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.

Words: 1 Cycles: 1

Q Cycle Activity:

	Q1	Q2	Q3	Q4
I	Decode	Read	Process	Write to
		register 'f'	Data	destination

Example: XORWF REG, 1, 0

Before Instruction

REG = AFh W = B5h

After Instruction

REG = 1Ah W = B5h

#### 26.2.2 EXTENDED INSTRUCTION SET

ADDFSR	Add Lite	Add Literal to FSR				
Syntax:	ADDFSF	R f, k				
Operands:	0 0	$0 \le k \le 63$ $f \in [0, 1, 2]$				
Operation:	FSR(f) +	$FSR(f) + k \rightarrow FSR(f)$				
Status Affected:	None	None				
Encoding:	1110	1110 1000 ffkk kkkk				
Description:		The 6-bit literal 'k' is added to the contents of the FSR specified by 'f'.				
Words:	1					
Cycles:	1					
Q Cycle Activity:						
Q1	Q2	Q3		Q4		

Process

Data

Write to

**FSR** 

Example: ADDFSR 2, 23h

Read literal 'k'

Before Instruction

Decode

FSR2 = 03FFh

After Instruction

FSR2 = 0422h

ADDULNK	Add Lite	ral to FSI	R2 and Re	eturn	
Syntax:	ADDULNK k				
Operands:	$0 \le k \le 63$	3			
Operation:	FSR2 + k	$A \rightarrow FSR2$	,		
	$(TOS) \rightarrow$	PC			
Status Affected:	None				
Encoding:	1110	1000	11kk	kkkk	
Description:	The 6-bit literal 'k' is added to the contents of FSR2. A RETURN is then executed by loading the PC with the TOS.				
	The instruction takes two cycles to execute; a NOP is performed during the second cycle.				
	case of the	ne ADDFS:	ht of as a R instruction (11'); it o	on,	
Words:	1				
Cycles:	2				
Q Cycle Activity:					
Ω1	Ω2	Ο3		04	

Q1	Q2	Q3	Q4
Decode	Read	Process	Write to
	literal 'k'	Data	FSR
No	No	No	No
Operation	Operation	Operation	Operation

Example: ADDULNK 23h

Before Instruction

FSR2 = 03FFh

PC = 0100h

After Instruction

FSR2 = 0422h PC = (TOS)

**Note:** All PIC18 instructions may take an optional label argument preceding the instruction mnemonic for use in symbolic addressing. If a label is used, the instruction format then becomes: {label} instruction argument(s).

### TABLE 28-25: I<sup>2</sup>C™ BUS DATA REQUIREMENTS (SLAVE MODE)

Param. No.	Symbol	Characteris	tic	Min	Max	Units	Conditions
100	THIGH	Clock High Time	100 kHz mode	4.0	_	μS	
			400 kHz mode	0.6	_	μS	
			MSSP modules	1.5 TcY	_		
101	TLOW	Clock Low Time	100 kHz mode	4.7	_	μS	
			400 kHz mode	1.3	_	μS	
			MSSP modules	1.5 TcY	_		
102	TR	SDAx and SCLx Rise Time	100 kHz mode	_	1000	ns	
			400 kHz mode	20 + 0.1 CB	300	ns	CB is specified to be from 10 to 400 pF
103	TF	SDAx and SCLx Fall Time	100 kHz mode	_	300	ns	
			400 kHz mode	20 + 0.1 CB	300	ns	CB is specified to be from 10 to 400 pF
90	Tsu:sta	Start Condition Setup Time	100 kHz mode	4.7	_	μS	Only relevant for Repeated
			400 kHz mode	0.6	_	μS	Start condition
91	THD:STA	Start Condition Hold Time	100 kHz mode	4.0	_	μS	After this period, the first clock
			400 kHz mode	0.6		μS	pulse is generated
106	THD:DAT	Data Input Hold Time	100 kHz mode	0	_	ns	
			400 kHz mode	0	0.9	μS	
107	TSU:DAT	Data Input Setup Time	100 kHz mode	250		ns	(Note 2)
			400 kHz mode	100		ns	
92	Tsu:sto	Stop Condition Setup Time	100 kHz mode	4.7	_	μS	
			400 kHz mode	0.6		μS	
109	TAA	Output Valid from Clock	100 kHz mode	_	3500	ns	(Note 1)
			400 kHz mode	_	_	ns	
110	TBUF	Bus Free Time	100 kHz mode	4.7	_	μS	Time the bus must be free
			400 kHz mode	1.3	_	μS	before a new transmission can start
D102	Св	Bus Capacitive Loading			400	pF	

Note 1: As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge of SCLx to avoid unintended generation of Start or Stop conditions.

<sup>2:</sup> A Fast mode I<sup>2</sup>C™ bus device can be used in a Standard mode I<sup>2</sup>C bus system, but the requirement, Tsu:DAT ≥ 250 ns, must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCLx signal. If such a device does stretch the LOW period of the SCLx signal, it must output the next data bit to the SDAx line, TR max. + Tsu:DAT = 1000 + 250 = 1250 ns (according to the Standard mode I<sup>2</sup>C bus specification), before the SCLx line is released.

VDD	19	Power-Managed Modes	47
VDD	29	and EUSART Operation	
VDDCORE/VCAP		and SPI Operation	
Vss		Clock Sources	
Vss	29	Clock Transitions and Status Indicators	
Pinout I/O Descriptions		Entering	47
PIC18F6XJ1X (64-TQFP)	12	Exiting Idle and Sleep Modes	
PIC18F8XJ1X (80-TQFP)	20	By Interrupt	
PIR Registers		By Reset	
PLL		By WDT Time-out	
HSPLL and ECPLL Oscillator Modes	42	Without an Oscillator Start-up Delay	
Use with INTOSC	42	Idle Modes	
POP	376	PRI_IDLE	
POR. See Power-on Reset.		RC_IDLE	53
PORTA		SEC_IDLE	
Associated Registers	142	Multiple Sleep Commands	
LATA Register	140	Run Modes	
PORTA Register	140	PRI_RUN	48
TRISA Register	140	RC_RUN	
PORTB		SEC_RUN	48
Associated Registers	145	Selection	47
LATB Register	143	Sleep Mode	51
PORTB Register	143	OSC1 and OSC2 Pin States	46
RB7:RB4 Interrupt-on-Change Flag (RBIF Bit)	143	Summary (table)	47
TRISB Register	143	Power-on Reset (POR)	57
PORTC		Power-up Delays	46
Associated Registers	148	Power-up Timer (PWRT)4	6, 58
LATC Register	146	Time-out Sequence	58
PORTC Register	146	Prescaler	
RC3/SCKx/SCLx Pin	256	Timer2	225
TRISC Register	146	Prescaler, Timer0	195
PORTD		Prescaler, Timer2 (Timer4)	217
Associated Registers	151	PRI_IDLE Mode	52
LATD Register		PRI_RUN Mode	48
PORTD Register	149	Program Counter	
TRISD Register	149	PCL, PCH and PCU Registers	
PORTE		PCLATH and PCLATU Registers	71
Associated Registers		Program Memory	
LATE Register		ALU	
PORTE Register		Status	
TRISE Register	152	Extended Instruction Set	
PORTF		Flash Configuration Words	
Associated Registers		Hard Memory Vectors	
LATF Register		Instructions	
PORTF Register			75
TRISF Register	155	Interrupt Vector	
PORTG		Look-up Tables	
Associated Registers		Memory Maps	
LATG Register		Hard Vectors and Configuration Words	
PORTG Register		Modes	
TRISG Register	158	Modes	
PORTH	400	Extended Microcontroller	
Associated Registers		Extended Microcontroller (Address Shifting)	
LATH Register		Memory Access (table)	
PORTH Register		Microcontroller	
TRISH Register	161	Reset Vector	
PORTJ	405	Program Verification and Code Protection	
Associated Registers		Programming, Device Instructions	
LATJ Register		Pull-up Configuration	136
PORTJ Register		Pulse-Width Modulation. See PWM (CCP Module) and	
TRISJ Register	164	PWM (ECCP Module).	270
		PUSH	১/೮



### **Worldwide Sales and Service**

#### **AMERICAS**

Corporate Office 2355 West Chandler Blvd.

Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support:

http://www.microchip.com/

support Web Address:

www.microchip.com

Atlanta Duluth, GA

Tel: 678-957-9614 Fax: 678-957-1455

**Boston** 

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL

Tel: 630-285-0071 Fax: 630-285-0075

Cleveland

Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

**Dallas** 

Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit

Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Indianapolis Noblesville, IN

Tel: 317-773-8323 Fax: 317-773-5453

Los Angeles

Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara

Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto

Mississauga, Ontario,

Canada

Tel: 905-673-0699 Fax: 905-673-6509

#### ASIA/PACIFIC

**Asia Pacific Office** 

Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong

Tel: 852-2401-1200 Fax: 852-2401-3431

**Australia - Sydney** Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

**China - Beijing** Tel: 86-10-8569-7000

Fax: 86-10-8528-2104

China - Chengdu

Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

**China - Hangzhou** Tel: 86-571-2819-3187 Fax: 86-571-2819-3189

China - Hong Kong SAR Tel: 852-2401-1200

Fax: 852-2401-3431
China - Nanjing

Tel: 86-25-8473-2460 Fax: 86-25-8473-2470

**China - Qingdao** Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

**China - Shanghai** Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

**China - Shenyang** Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

**China - Shenzhen** Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

**China - Wuhan** Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

**China - Xian** Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

**China - Xiamen** Tel: 86-592-2388138 Fax: 86-592-2388130

**China - Zhuhai** Tel: 86-756-3210040 Fax: 86-756-3210049

#### ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

Fax: 91-80-3090-4444

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune

Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

**Japan - Osaka** Tel: 81-66-152-7160 Fax: 81-66-152-9310

**Japan - Yokohama** Tel: 81-45-471- 6166 Fax: 81-45-471-6122

**Korea - Daegu** Tel: 82-53-744-4301 Fax: 82-53-744-4302

**Korea - Seoul** Tel: 82-2-554-7200 Fax: 82-2-558-5932 or

82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857

Fax: 60-3-6201-9859

Malaysia - Penang
Tel: 60-4-227-8870

Fax: 60-4-227-4068 **Philippines - Manila**Tel: 63-2-634-9065

Tel: 63-2-634-9065 Fax: 63-2-634-9069

**Singapore** Tel: 65-6334-8870

Fax: 65-6334-8850

Taiwan - Hsin Chu

Tel: 886-3-5778-366 Fax: 886-3-5770-955

**Taiwan - Kaohsiung** Tel: 886-7-536-4818 Fax: 886-7-330-9305

**Taiwan - Taipei** Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

**Thailand - Bangkok** Tel: 66-2-694-1351 Fax: 66-2-694-1350

#### **EUROPE**

Austria - Wels

Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

Denmark - Copenhagen

Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris

Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

**Germany - Munich** Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan

Tel: 39-0331-742611 Fax: 39-0331-466781

**Netherlands - Drunen** Tel: 31-416-690399 Fax: 31-416-690340

**Spain - Madrid** Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

**UK - Wokingham** Tel: 44-118-921-5869 Fax: 44-118-921-5820

11/29/11