



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	M8C
Core Size	8-Bit
Speed	24MHz
Connectivity	I <sup>2</sup> C, SPI, UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	12
Program Memory Size	4KB (4K x 8)
Program Memory Type	FLASH
EEPROM Size	·
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	2.4V ~ 5.25V
Data Converters	A/D 8x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	16-SOIC (0.154", 3.90mm Width)
Supplier Device Package	16-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/cy8c21223-24sxi

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



## Contents

PSoC Core3Digital System3Analog System4Additional System Resources4PSoC Device Characteristics5Getting Started5Application Notes5Development Kits5Training5CYPros Consultants5Solutions Library5Technical Support5Development Tool Selection6Software6Designing with PSoC Designer7Select Components7Configure Components7Organize and Connect7Generate, Verify, and Debug7Pin Information88-Pin Part Pinout816-Pin Part Pinout1024-Pin Part Pinout11Register Reference12Register Conventions12Register Mapping Tables12Electrical Specifications16	PSoC Functional Overview	3
Digital System3Analog System4Additional System Resources4PSoC Device Characteristics5Getting Started5Application Notes5Development Kits5Training5CYPros Consultants5Solutions Library5Technical Support5Development Tool Selection6Software6Designing with PSoC Designer7Select Components7Configure Components7Organize and Connect7Generate, Verify, and Debug7Pin Information88-Pin Part Pinout1024-Pin Part Pinout11Register Reference12Register Conventions12Register Mapping Tables12Electrical Specifications16	PSoC Core	3
Analog System       4         Additional System Resources       4         PSoC Device Characteristics       5         Getting Started       5         Application Notes       5         Development Kits       5         Training       5         CYPros Consultants       5         Solutions Library       5         Technical Support       5         Development Tool Selection       6         Software       6         Designing with PSoC Designer       7         Select Components       7         Configure Components       7         Organize and Connect       7         Generate, Verify, and Debug       7         Pin Information       8         8-Pin Part Pinout       8         16-Pin Part Pinout       10         24-Pin Part Pinout       11         Register Reference       12         Register Conventions       12         Register Mapping Tables       12         Electrical Specifications       16	Digital System	3
Additional System Resources       4         PSoC Device Characteristics       5         Getting Started       5         Application Notes       5         Development Kits       5         Training       5         CYPros Consultants       5         Solutions Library       5         Technical Support       5         Development Tool Selection       6         Software       6         Designing with PSoC Designer       7         Select Components       7         Configure Components       7         Organize and Connect       7         Generate, Verify, and Debug       7         Pin Information       8         8-Pin Part Pinout       8         20-Pin Part Pinout       10         24-Pin Part Pinout       11         Register Reference       12         Register Conventions       12         Register Mapping Tables       12         Electrical Specifications       16	Analog System	4
PSoC Device Characteristics       5         Getting Started       5         Application Notes       5         Development Kits       5         Training       5         CYPros Consultants       5         Solutions Library       5         Technical Support       5         Development Tool Selection       6         Software       6         Designing with PSoC Designer       7         Select Components       7         Configure Components       7         Organize and Connect       7         Generate, Verify, and Debug       7         Pin Information       8         8-Pin Part Pinout       8         20-Pin Part Pinout       10         24-Pin Part Pinout       11         Register Reference       12         Register Conventions       12         Register Mapping Tables       12         Electrical Specifications       16	Additional System Resources	4
Getting Started       5         Application Notes       5         Development Kits       5         Training       5         CYPros Consultants       5         Solutions Library       5         Technical Support       5         Development Tool Selection       6         Software       6         Designing with PSoC Designer       7         Select Components       7         Configure Components       7         Organize and Connect       7         Generate, Verify, and Debug       7         Pin Information       8         8-Pin Part Pinout       8         20-Pin Part Pinout       10         24-Pin Part Pinout       11         Register Reference       12         Register Conventions       12         Register Mapping Tables       12         Electrical Specifications       16	PSoC Device Characteristics	5
Application Notes       5         Development Kits       5         Training       5         CYPros Consultants       5         Solutions Library       5         Technical Support       5         Development Tool Selection       6         Software       6         Designing with PSoC Designer       7         Select Components       7         Configure Components       7         Organize and Connect       7         Generate, Verify, and Debug       7         Pin Information       8         8-Pin Part Pinout       8         20-Pin Part Pinout       10         24-Pin Part Pinout       11         Register Reference       12         Register Conventions       12         Register Mapping Tables       12         Electrical Specifications       16	Getting Started	5
Development Kits       5         Training       5         CYPros Consultants       5         Solutions Library       5         Technical Support       5         Development Tool Selection       6         Software       6         Designing with PSoC Designer       7         Select Components       7         Configure Components       7         Organize and Connect       7         Generate, Verify, and Debug       7         Pin Information       8         8-Pin Part Pinout       8         16-Pin Part Pinout       10         24-Pin Part Pinout       11         Register Reference       12         Register Conventions       12         Register Mapping Tables       12         Electrical Specifications       16	Application Notes	5
Training       5         CYPros Consultants       5         Solutions Library       5         Technical Support       5         Development Tool Selection       6         Software       6         Designing with PSoC Designer       7         Select Components       7         Configure Components       7         Organize and Connect       7         Generate, Verify, and Debug       7         Pin Information       8         8-Pin Part Pinout       8         16-Pin Part Pinout       10         24-Pin Part Pinout       11         Register Reference       12         Register Conventions       12         Register Mapping Tables       12         Electrical Specifications       16	Development Kits	5
CYPros Consultants       5         Solutions Library       5         Technical Support       5         Development Tool Selection       6         Software       6         Designing with PSoC Designer       7         Select Components       7         Configure Components       7         Organize and Connect       7         Generate, Verify, and Debug       7         Pin Information       8         8-Pin Part Pinout       8         16-Pin Part Pinout       10         24-Pin Part Pinout       11         Register Reference       12         Register Conventions       12         Register Mapping Tables       12         Electrical Specifications       16	Training	5
Solutions Library       5         Technical Support       5         Development Tool Selection       6         Software       6         Designing with PSoC Designer       7         Select Components       7         Configure Components       7         Organize and Connect       7         Generate, Verify, and Debug       7         Pin Information       8         8-Pin Part Pinout       8         16-Pin Part Pinout       10         24-Pin Part Pinout       11         Register Reference       12         Register Conventions       12         Register Mapping Tables       12         Electrical Specifications       16	CYPros Consultants	5
Technical Support       5         Development Tool Selection       6         Software       6         Designing with PSoC Designer       7         Select Components       7         Configure Components       7         Organize and Connect       7         Generate, Verify, and Debug       7         Pin Information       8         8-Pin Part Pinout       8         16-Pin Part Pinout       10         24-Pin Part Pinout       11         Register Reference       12         Register Conventions       12         Register Mapping Tables       12         Electrical Specifications       16	Solutions Library	5
Development Tool Selection       6         Software       6         Designing with PSoC Designer       7         Select Components       7         Configure Components       7         Organize and Connect       7         Generate, Verify, and Debug       7         Pin Information       8         8-Pin Part Pinout       8         16-Pin Part Pinout       10         24-Pin Part Pinout       11         Register Reference       12         Register Conventions       12         Register Mapping Tables       12         Electrical Specifications       16	Technical Support	5
Software6Designing with PSoC Designer7Select Components7Configure Components7Organize and Connect7Generate, Verify, and Debug7Pin Information88-Pin Part Pinout816-Pin Part Pinout820-Pin Part Pinout1024-Pin Part Pinout11Register Reference12Register Conventions12Register Mapping Tables12Electrical Specifications16	Development Tool Selection	6
Designing with PSoC Designer       7         Select Components       7         Configure Components       7         Organize and Connect       7         Generate, Verify, and Debug       7         Pin Information       8         8-Pin Part Pinout       8         16-Pin Part Pinout       10         24-Pin Part Pinout       11         Register Reference       12         Register Conventions       12         Register Mapping Tables       12         Electrical Specifications       16	Software	6
Select Components       7         Configure Components       7         Organize and Connect       7         Generate, Verify, and Debug       7         Pin Information       8         8-Pin Part Pinout       8         16-Pin Part Pinout       10         24-Pin Part Pinout       11         Register Reference       12         Register Conventions       12         Register Mapping Tables       12         Electrical Specifications       16	Designing with PSoC Designer	7
Configure Components7Organize and Connect7Generate, Verify, and Debug7Pin Information88-Pin Part Pinout816-Pin Part Pinout820-Pin Part Pinout1024-Pin Part Pinout11Register Reference12Register Conventions12Register Mapping Tables12Electrical Specifications16	Select Components	7
Organize and Connect       7         Generate, Verify, and Debug       7         Pin Information       8         8-Pin Part Pinout       8         16-Pin Part Pinout       8         20-Pin Part Pinout       10         24-Pin Part Pinout       11         Register Reference       12         Register Conventions       12         Register Mapping Tables       12         Electrical Specifications       16	Configure Components	7
Generate, Verify, and Debug       7         Pin Information       8         8-Pin Part Pinout       8         16-Pin Part Pinout       8         20-Pin Part Pinout       10         24-Pin Part Pinout       11         Register Reference       12         Register Conventions       12         Register Mapping Tables       12         Electrical Specifications       16	Organize and Connect	7
Pin Information       8         8-Pin Part Pinout       8         16-Pin Part Pinout       8         20-Pin Part Pinout       10         24-Pin Part Pinout       11         Register Reference       12         Register Conventions       12         Register Mapping Tables       12         Electrical Specifications       16	Generate, Verify, and Debug	7
8-Pin Part Pinout       8         16-Pin Part Pinout       8         20-Pin Part Pinout       10         24-Pin Part Pinout       11         Register Reference       12         Register Conventions       12         Register Mapping Tables       12         Electrical Specifications       16	Pin Information	8
16-Pin Part Pinout       8         20-Pin Part Pinout       10         24-Pin Part Pinout       11         Register Reference       12         Register Conventions       12         Register Mapping Tables       12         Electrical Specifications       16	8-Pin Part Pinout	8
20-Pin Part Pinout       10         24-Pin Part Pinout       11         Register Reference       12         Register Conventions       12         Register Mapping Tables       12         Electrical Specifications       16	16-Pin Part Pinout	8
24-Pin Part Pinout       11         Register Reference       12         Register Conventions       12         Register Mapping Tables       12         Electrical Specifications       16	20-Pin Part Pinout	
Register Reference       12         Register Conventions       12         Register Mapping Tables       12         Electrical Specifications       16	24-Pin Part Pinout	11
Register Conventions       12         Register Mapping Tables       12         Electrical Specifications       16	Register Reference	12
Register Mapping Tables	Register Conventions	
Electrical Specifications16	Register Mapping Tables	
	Electrical Specifications	16

Absolute Maximum Ratings	
Operating Temperature	17
DC Electrical Characteristics	17
AC Electrical Characteristics	23
Packaging Information	31
Packaging Dimensions	
Thermal Impedances	
Solder Reflow Specifications	
Ordering Information	
Ordering Code Definitions	
Acronyms	
Acronyms Used	
Reference Documents	
Document Conventions	
Units of Measure	
Numeric Conventions	
Glossary	
Errata	
Part Numbers Affected	43
CY8C21123 Qualification Status	43
CY8C21123 Errata Summary	43
Document History Page	
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	
Products	47
PSoC® Solutions	
Cypress Developer Community	
Technical Support	



## **PSoC Device Characteristics**

Depending on your PSoC device characteristics, the digital and analog systems can have 16, 8, or 4 digital blocks, and 12, 6, or 4 analog blocks. Table 1 lists the resources available for specific PSoC device groups. The PSoC device covered by this datasheet is highlighted.

PSoC Part Number	Digital I/O	Digital Rows	Digital Blocks	Analog Inputs	Analog Outputs	Analog Columns	Analog Blocks	SRAM Size	Flash Size
CY8C29x66	up to 64	4	16	up to 12	4	4	12	2 K	32 K
CY8C28xxx	up to 44	up to 3	up to 12	up to 44	up to 4	up to 6	up to 12 + 4 <sup>[1]</sup>	1 K	16 K
CY8C27x43	up to 44	2	8	up to 12	4	4	12	256	16 K
CY8C24x94	up to 56	1	4	up to 48	2	2	6	1 K	16 K
CY8C24x23A	up to 24	1	4	up to 12	2	2	6	256	4 K
CY8C23x33	up to 26	1	4	up to 12	2	2	4	256	8 K
CY8C22x45	up to 38	2	8	up to 38	0	4	6 <sup>[1]</sup>	1 K	16 K
CY8C21x45	up to 24	1	4	up to 24	0	4	6 <sup>[1]</sup>	512	8 K
CY8C21x34	up to 28	1	4	up to 28	0	2	4 <sup>[1]</sup>	512	8 K
CY8C21x23	up to 16	1	4	up to 8	0	2	4 <sup>[1]</sup>	256	4 K
CY8C20x34	up to 28	0	0	up to 28	0	0	3 <sup>[1,2]</sup>	512	8 K
CY8C20xx6	up to 36	0	0	up to 36	0	0	3 <sup>[1,2]</sup>	up to 2 K	up to 32 K

#### Table 1. PSoC Device Characteristics

## **Getting Started**

The quickest way to understand PSoC silicon is to read this datasheet and then use the PSoC Designer Integrated Development Environment (IDE). This datasheet is an overview of the PSoC integrated circuit and presents specific pin, register, and electrical specifications.

For in depth information, along with detailed programming details, see the Technical Reference Manual for this PSoC device.

For up to date ordering, packaging, and electrical specification information, see the latest PSoC device datasheets on the web at http://www.cypress.com.

## **Application Notes**

Application notes are an excellent introduction to the wide variety of possible PSoC designs. They can be found at http://www.cypress.com.

#### **Development Kits**

PSoC Development Kits are available online from Cypress at http://www.cypress.com and through a growing number of regional and global distributors, which include Arrow, Avnet, Digi-Key, Farnell, Future Electronics, and Newark.

## Training

Free PSoC technical training (on demand, webinars, and workshops) is available online at http://www.cypress.com. The training covers a wide variety of topics and skill levels to assist you in your designs.

## **CYPros Consultants**

Certified PSoC Consultants offer everything from technical assistance to completed PSoC designs. To contact or become a PSoC Consultant go to http://www.cypress.com and refer to CYPros Consultants.

#### **Solutions Library**

Visit our growing library of solution focused designs at http://www.cypress.com. Here you can find various application designs that include firmware and hardware design files that enable you to complete your designs quickly.

#### **Technical Support**

For assistance with technical issues, search KnowledgeBase articles and forums at http://www.cypress.com. If you cannot find an answer to your question, call technical support at 1-800-541-4736.

Notes

1. Limited analog functionality.

<sup>2.</sup> Two analog blocks and one CapSense<sup>®</sup>.



## **Development Tool Selection**

#### Software

#### PSoC Designer

At the core of the PSoC development software suite is PSoC Designer. Utilized by thousands of PSoC developers, this robust software has been facilitating PSoC designs for years. PSoC Designer is available free of charge at http://www.cypress.com. PSoC Designer comes with a free C compiler.

#### **PSoC Designer Software Subsystems**

You choose a base device to work with and then select different onboard analog and digital components called user modules that use the PSoC blocks. Examples of user modules are ADCs, DACs, Amplifiers, and Filters. You configure the user modules for your chosen application and connect them to each other and to the proper pins. Then you generate your project. This prepopulates your project with APIs and libraries that you can use to program your application.

The tool also supports easy development of multiple configurations and dynamic reconfiguration. Dynamic reconfiguration allows for changing configurations at run time. Code Generation Tools PSoC Designer supports multiple third-party C compilers and assemblers. The code generation tools work seamlessly within the PSoC Designer interface and have been tested with a full range of debugging tools. The choice is yours.

**Assemblers.** The assemblers allow assembly code to be merged seamlessly with C code. Link libraries automatically use absolute addressing or are compiled in relative mode, and linked with other software modules to get absolute addressing.

**C Language Compilers.** C language compilers are available that support the PSoC family of devices. The products allow you to create complete C programs for the PSoC family devices. The optimizing C compilers provide all the features of C tailored to the PSoC architecture. They come complete with embedded libraries providing port and bus operations, standard keypad and display support, and extended math functionality.

#### Debugger

PSoC Designer has a debug environment that provides hardware in-circuit emulation, allowing you to test the program in a physical system while providing an internal view of the PSoC device. Debugger commands allow the designer to read and program and read and write data memory, read and write I/O registers, read and write CPU registers, set and clear breakpoints, and provide program run, halt, and step control. The debugger also allows the designer to create a trace buffer of registers and memory locations of interest.

#### In-Circuit Emulator

A low cost, high functionality In-Circuit Emulator (ICE) is available for development support. This hardware has the capability to program single devices. The emulator consists of a base unit that connects to the PC by way of a USB port. The base unit is universal and operates with all PSoC devices. Emulation pods for each device family are available separately. The emulation pod takes the place of the PSoC device in the target board and performs full speed (24MHz) operation.

Standard Cypress PSoC IDE tools are available for debugging the CY8C20x36A/66A family of parts. However, the additional trace length and a minimal ground plane in the Flex-Pod can create noise problems that make it difficult to debug the design. A custom bonded On-Chip Debug (OCD) device is available in a 48-pin QFN package. The OCD device is recommended for debugging designs that have high current and/or high analog accuracy requirements. The QFN package is compact and is connected to the ICE through a high density connector.

#### PSoC Programmer

Flexible enough to be used on the bench in development, yet suitable for factory programming, PSoC Programmer works either as a standalone programming application or it can operate directly from PSoC Designer. PSoC Programmer software is compatible with both PSoC ICE-Cube in-circuit emulator and PSoC MiniProg. PSoC programmer is available free of charge at http://www.cypress.com/psocprogrammer.





## **Designing with PSoC Designer**

The development process for the PSoC device differs from that of a traditional fixed function microprocessor. The configurable analog and digital hardware blocks give the PSoC architecture a unique flexibility that pays dividends in managing specification change during development and by lowering inventory costs. These configurable resources, called PSoC Blocks, have the ability to implement a wide variety of user-selectable functions.

The PSoC development process can be summarized in the following four steps:

- 1. Select User Modules
- 2. Configure User Modules
- 3. Organize and Connect
- 4. Generate, Verify, and Debug

#### Select Components

PSoC Designer provides a library of pre-built, pre-tested hardware peripheral components called "user modules." User modules make selecting and implementing peripheral devices, both analog and digital, simple.

### **Configure Components**

Each of the User Modules you select establishes the basic register settings that implement the selected function. They also provide parameters and properties that allow you to tailor their precise configuration to your particular application. For example, a PWM User Module configures one or more

digital PSoC blocks, one for each 8 bits of resolution. The user module parameters permit you to establish the pulse width and duty cycle. Configure the parameters and properties to correspond to your chosen application. Enter values directly or by selecting values from drop-down menus. All the user modules are documented in datasheets that may be viewed directly in PSoC Designer or on the Cypress website. These user module datasheets explain the internal operation of the User Module and provide performance specifications. Each datasheet describes the use of each user module parameter, and other information you may need to successfully implement your design.

#### **Organize and Connect**

You build signal chains at the chip level by interconnecting user modules to each other and the I/O pins. You perform the selection, configuration, and routing so that you have complete control over all on-chip resources.

#### Generate, Verify, and Debug

When you are ready to test the hardware configuration or move on to developing code for the project, you perform the "Generate Configuration Files" step. This causes PSoC Designer to generate source code that automatically configures the device to your specification and provides the software for the system. The generated code provides application programming interfaces (APIs) with high-level functions to control and respond to hardware events at run time and interrupt service routines that you can adapt as needed.

A complete code development environment allows you to develop and customize your applications in C, assembly language, or both.

The last step in the development process takes place inside PSoC Designer's Debugger (access by clicking the Connect icon). PSoC Designer downloads the HEX image to the ICE where it runs at full speed. PSoC Designer debugging capabilities rival those of systems costing many times more. In addition

to traditional single-step, run-to-breakpoint and watch-variable features, the debug interface provides a large trace buffer and allows you to define complex breakpoint events that include monitoring address and data bus values, memory locations and external signals.



Pin	Ту	/pe	Pin	Description					
No.	Digital	Analog	Name	Description					
1	I/O	I	P0[3]	Analog column mux input					
2	I/O	I	P0[1]	Analog column mux input					
3	I/O		P1[7]	I <sup>2</sup> C SCL					
4	I/O		P1[5]	I <sup>2</sup> C SDA					
5	I/O		P1[3]						
6	I/O		P1[1]	I <sup>2</sup> C SCL, ISSP-SCLK <sup>[5]</sup>					
7	Power		V <sub>SS</sub>	Ground connection					
8	I/O		P1[0]	I <sup>2</sup> C SDA, ISSP-SDATA <sup>[5]</sup>					
9	I/O		P1[6]						
10	I/O		P1[4]	EXTCLK					
11	In	put	XRES	Active high external reset with internal pull-down					
12	I/O	I	P0[4]	V <sub>REF</sub>					
13	Po	wer	V <sub>DD</sub>	Supply voltage					
14	I/O	I	P0[7]	Analog column mux input					
15	I/O	I	P0[5]	Analog column mux input					
16			NC	No Connection. Pin must be left floating					
	$\Lambda = \Lambda nalor$		$d \cap - Outro$	11 <b>†</b>					

## Table 4. Pin Definitions – CY8C21223 16-Pin QFN with no E-Pad [4]



**LEGEND** A = Analog, I = Input, and O = Output.

Notes

The center pad on the QFN package must be connected to ground (Vss) for best mechanical, thermal, and electrical performance. If not connected to ground, it must be electrically floated and not connected to any other signal.
 These are the ISSP pins, which are not high Z at POR (power on reset). See the PSoC Technical Reference Manual for details.



## 24-Pin Part Pinout

#### Table 6. Pin Definitions – CY8C21323 24-Pin QFN<sup>[8]</sup>

Pin	Ту	vpe	Pin	Description
No.	Digital	Analog	Name	Description
1	I/O	I	P0[1]	Analog column mux input
2	Power		SMP	SMP connection to required external components
3	Po	wer	V <sub>SS</sub>	Ground connection <sup>[9]</sup>
4	I/O		P1[7]	I <sup>2</sup> C SCL
5	I/O		P1[5]	I <sup>2</sup> C SDA
6	I/O		P1[3]	
7	I/O		P1[1]	I <sup>2</sup> C SCL, ISSP-SCLK <sup>[10]</sup>
8			NC	No connection. Pin must be left floating
9	Power		V <sub>SS</sub>	Ground connection <sup>[9]</sup>
10	I/O		P1[0]	I <sup>2</sup> C SDA, ISSP-SDATA <sup>[10]</sup>
11	I/O		P1[2]	
12	I/O		P1[4]	Optional (EXTCLK) input
13	I/O		P1[6]	
14	In	put	XRES	Active high external reset with internal pull-down
15			NC	No connection. Pin must be left floating
16	I/O	I	P0[0]	Analog column mux input
17	I/O	I	P0[2]	Analog column mux input
18	I/O	I	P0[4]	Analog column mux input
19	I/O	I	P0[6]	Analog column mux input
20	Po	wer	V <sub>DD</sub>	Supply voltage
21	Po	wer	V <sub>SS</sub>	Ground connection <sup>[9]</sup>
22	I/O	I	P0[7]	Analog column mux input
23	I/O	Ι	P0[5]	Analog column mux input
24	I/O	Ι	P0[3]	Analog column mux input





LEGEND A = Analog, I = Input, and O = Output.

#### Notes

- 8. The center pad on the QFN package must be connected to ground (V<sub>SS</sub>) for best mechanical, thermal, and electrical performance. If not connected to ground, it must be electrically floated and not connected to any other signal. 9. All V<sub>SS</sub> pins should be brought out to one common GND plane.

<sup>10.</sup> These are the ISSP pins, which are not high Z at POR (power on reset). See the PSoC Technical Reference Manual for details.



### Table 8. Register Map Bank 0 Table: User Space

Name	Addr (0,Hex)	Access	Name	Addr (0,Hex)	Access	Name	Addr (0,Hex)	Access	Name	Addr (0,Hex)	Access
PRT0DR	00	RW		40		ASE10CR0	80	RW		C0	
PRT0IE	01	RW		41			81			C1	
PRT0GS	02	RW		42			82			C2	
PRT0DM2	03	RW		43			83			C3	
PRT1DR	04	RW		44		ASE11CR0	84	RW		C4	
PRT1IE	05	RW		45			85			C5	
PRT1GS	06	RW		46			86			C6	
PRT1DM2	07	RW		47			87			C7	
	08			48			88			C8	
	09			49			89			C9	
	0A			4A			8A			CA	
	0B			4B			8B			СВ	
	0C			4C			8C			СС	
	0D			4D			8D			CD	
	0E			4E			8E			CE	
	0F			4F			8F			CF	
	10			50			90			D0	
	11			51			91			D1	
	12			52			92			D2	
	13			53			93			D3	
	14			54			94			D4	
	15			55			95			D5	
	16			56			96		I2C_CFG	D6	RW
	17			57			97		I2C_SCR	D7	#
	18			58			98		I2C_DR	D8	RW
	19			59			99		I2C_MSCR	D9	#
	1A			5A			9A		INT_CLR0	DA	RW
	1B			5B			9B		INT_CLR1	DB	RW
	1C			5C			9C			DC	
	1D			5D			9D		INT_CLR3	DD	RW
	1E			5E			9E		INT_MSK3	DE	RW
	1F			5F			9F			DF	
DBB00DR0	20	#	AMX_IN	60	RW		A0		INT_MSK0	E0	RW
DBB00DR1	21	W		61			A1		INT_MSK1	E1	RW
DBB00DR2	22	RW	PWM_CR	62	RW		A2		INT_VC	E2	RC
DBB00CR0	23	#		63			A3		RES_WDT	E3	W
DBB01DR0	24	#	CMP_CR0	64	#		A4			E4	
DBB01DR1	25	W		65			A5			E5	
DBB01DR2	26	RW	CMP_CR1	66	RW		A6		DEC_CR0	E6	RW
DBB01CR0	27	#		67			A7		DEC_CR1	E7	RW
DCB02DR0	28	#	ADC0_CR	68	#		A8			E8	
DCB02DR1	29	W	ADC1_CR	69	#		A9			E9	
DCB02DR2	2A	RW		6A			AA			EA	
DCB02CR0	2B	#		6B			AB			EB	
DCB03DR0	2C	#	TMP_DR0	6C	RW		AC			EC	
DCB03DR1	2D	W	TMP_DR1	6D	RW		AD			ED	
DCB03DR2	2E	RW	TMP_DR2	6E	RW		AE			EE	
DCB03CR0	2F	#	TMP_DR3	6F	RW		AF			EF	

Blank fields are Reserved and must not be accessed.

# Access is bit specific.



## Table 8. Register Map Bank 0 Table: User Space (continued)

Name	Addr (0,Hex)	Access	Name	Addr (0,Hex)	Access	Name	Addr (0,Hex)	Access	Name	Addr (0,Hex)	Access
	30			70		RDI0RI	B0	RW		F0	
	31			71		RDI0SYN	B1	RW		F1	
	32		ACE00CR1	72	RW	RDI0IS	B2	RW		F2	
	33		ACE00CR2	73	RW	RDI0LT0	B3	RW		F3	
	34			74		RDI0LT1	B4	RW		F4	
	35			75		RDI0RO0	B5	RW		F5	
	36		ACE01CR1	76	RW	RDI0RO1	B6	RW		F6	
	37		ACE01CR2	77	RW		B7		CPU_F	F7	RL
	38			78			B8			F8	
	39			79			B9			F9	
	3A			7A			BA			FA	
	3B			7B			BB			FB	
	3C			7C			BC			FC	
	3D			7D			BD			FD	
	3E			7E			BE		CPU_SCR1	FE	#
	3F			7F			BF		CPU_SCR0	FF	#

Blank fields are Reserved and must not be accessed.

# Access is bit specific.

## Table 9. Register Map Bank 1 Table: Configuration Space

Name	Addr (1,Hex)	Access	Name	Addr (1,Hex)	Access	Name	Addr (1,Hex)	Access	Name	Addr (1,Hex)	Access
PRT0DM0	00	RW		40		ASE10CR0	80	RW		C0	
PRT0DM1	01	RW		41			81			C1	
PRT0IC0	02	RW		42			82			C2	
PRT0IC1	03	RW		43			83			C3	
PRT1DM0	04	RW		44		ASE11CR0	84	RW		C4	
PRT1DM1	05	RW		45			85			C5	
PRT1IC0	06	RW		46			86			C6	
PRT1IC1	07	RW		47			87			C7	
	08			48			88			C8	
	09			49			89			C9	
	0A			4A			8A			CA	
	0B			4B			8B			СВ	
	0C			4C			8C			CC	
	0D			4D			8D			CD	
	0E			4E			8E			CE	
	0F			4F			8F			CF	
	10			50			90		GDI_O_IN	D0	RW
	11			51			91		GDI_E_IN	D1	RW
	12			52			92		GDI_O_OU	D2	RW
	13			53			93		GDI_E_OU	D3	RW
	14			54			94			D4	
	15			55			95			D5	
	16			56			96			D6	
	17			57			97			D7	
	18			58			98			D8	
	19			59			99			D9	
	1A			5A			9A			DA	
	1B			5B			9B			DB	
Blank fields are Res	erved and	must not b	e accessed.	•		# Access is bit spec	cific.	•	-		



## **Electrical Specifications**

This section presents the DC and AC electrical specifications of the CY8C21x23 PSoC device. For up to date electrical specifications, check if you have the latest datasheet by visiting the web at http://www.cypress.com.

Specifications are valid for –40  $^{\circ}C \leq T_A \leq 85 \ ^{\circ}C$  and  $T_J \leq 100 \ ^{\circ}C,$  except where noted.

Refer to Table 24 on page 25 for the electrical specifications on the IMO using SLIMO mode.



## **Absolute Maximum Ratings**

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

Symbol	Description	Min	Тур	Max	Units	Notes
T <sub>STG</sub>	Storage temperature	-55	_	+100	°	Higher storage temperatures reduce data retention time. Recommended storage temperature is +25 °C ± 25 °C. Extended duration storage temperatures higher than 65 °C degrade reliability.
T <sub>BAKETEMP</sub>	Bake temperature	-	125	See package label	°C	
t <sub>BAKETIME</sub>	Bake time	See package label	-	72	Hours	
T <sub>A</sub>	Ambient temperature with power applied	-40	-	+85	°C	
V <sub>DD</sub>	Supply voltage on $V_{DD}$ relative to $V_{SS}$	-0.5	-	+6.0	V	
V <sub>IO</sub>	DC input voltage	$V_{SS} - 0.5$	-	$V_{DD}$ + 0.5	V	
V <sub>IOZ</sub>	DC voltage applied to tristate	$V_{SS} - 0.5$	-	V <sub>DD</sub> + 0.5	V	
I <sub>MIO</sub>	Maximum current into any port pin	-25	-	+50	mA	
ESD	Electro static discharge voltage	2000	_	_	V	Human body model ESD
LU	Latch-up current	-	-	200	mA	

#### Table 10. Absolute Maximum Ratings



## **Operating Temperature**

### Table 11. Operating Temperature

Symbol	Description	Min	Тур	Max	Units	Notes
T <sub>A</sub>	Ambient temperature	-40	-	+85	°C	
Тј	Junction temperature	-40	_	+100	°C	The temperature rise from ambient to junction is package specific. SeeTable 36 on page 35. You must limit the power consumption to comply with this requirement.

#### **DC Electrical Characteristics**

#### DC Chip-Level Specifications

Table 12 lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and -40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, 3.0 V to 3.6 V and -40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, or 2.4 V to 3.0 V and -40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, respectively. Typical parameters apply to 5 V, 3.3 V, or 2.7 V at 25 °C and are for design guidance only.

#### Table 12. DC Chip-Level Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V <sub>DD</sub>	Supply voltage	2.40	-	5.25	V	See DC POR and LVD specifications, Table 19 on page 21.
I <sub>DD</sub>	Supply current, IMO = 24 MHz	_	3	4	mA	Conditions are $V_{DD} = 5.0 \text{ V}$ , 25 °C, CPU = 3 MHz, SYSCLK doubler disabled. VC1 = 1.5 MHz VC2 = 93.75 kHz VC3 = 0.366 kHz
I <sub>DD3</sub>	Supply current, IMO = 6 MHz	_	1.2	2	mA	Conditions are $V_{DD} = 3.3$ V, 25 °C, CPU = 3 MHz, clock doubler disabled. VC1 = 375 kHz VC2 = 23.4 kHz VC3 = 0.091 kHz
I <sub>DD27</sub>	Supply current, IMO = 6 MHz	_	1.1	1.5	mA	Conditions are $V_{DD} = 2.55$ V, 25 °C, CPU = 3 MHz, clock doubler disabled. VC1 = 375 kHz VC2 = 23.4 kHz VC3 = 0.091 kHz
I <sub>SB27</sub>	Sleep (mode) current with POR, LVD, sleep timer, WDT, and internal slow oscillator active. Mid temperature range.	-	2.6	4	μA	V <sub>DD</sub> = 2.55 V, 0 °C to 40 °C
I <sub>SB</sub>	Sleep (mode) current with POR, LVD, sleep timer, WDT, and internal slow oscillator active.	_	2.8	5	μA	$V_{DD} = 3.3 \text{ V}, -40 ^{\circ}\text{C} \leq \text{T}_{\text{A}} \leq 85 ^{\circ}\text{C}$
V <sub>REF</sub>	Reference voltage (bandgap)	1.28	1.30	1.32	V	Trimmed for appropriate $V_{DD}$ . $V_{DD}$ = 3.0 V to 5.25 V
V <sub>REF27</sub>	Reference voltage (bandgap)	1.16	1.30	1.330	V	Trimmed for appropriate $V_{DD}$ . $V_{DD}$ = 2.4 V to 3.0 V
AGND	Analog ground	V <sub>REF</sub> - 0.003	V <sub>REF</sub>	V <sub>REF</sub> + 0.003	V	



## DC Amplifier Specifications

The following tables list the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and –40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, 3.0 V to 3.6 V and –40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, or 2.4 V to 3.0 V and –40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, respectively. Typical parameters apply to 5 V, 3.3 V, or 2.7 V at 25 °C and are for design guidance only.

### Table 15. 5-V DC Amplifier Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V <sub>OSOA</sub>	Input offset voltage (absolute value)	-	2.5	15	mV	
TCV <sub>OSOA</sub>	Average input offset voltage drift	-	10	-	µV/°C	
I <sub>EBOA</sub>	Input leakage current (port 0 analog pins)	-	200	-	pА	Gross tested to 1 µA
C <sub>INOA</sub>	Input capacitance (port 0 analog pins)	-	4.5	9.5	pF	Package and pin dependent. Temp = 25 °C
V <sub>CMOA</sub>	Common mode voltage range	0.0	-	V <sub>DD</sub> – 1	V	
G <sub>OLOA</sub>	Open loop gain	80	-	-	dB	
I <sub>SOA</sub>	Amplifier supply current	_	10	30	μA	

## Table 16. 3.3-V DC Amplifier Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V <sub>OSOA</sub>	Input offset voltage (absolute value)	-	2.5	15	mV	
TCV <sub>OSOA</sub>	Average input offset voltage drift	-	10	-	µV/°C	
I <sub>EBOA</sub>	Input leakage current (port 0 analog pins)	-	200	-	pА	Gross tested to 1 µA
C <sub>INOA</sub>	Input capacitance (port 0 analog pins)	-	4.5	9.5	pF	Package and pin dependent. Temp = 25 °C
V <sub>CMOA</sub>	Common mode voltage range	0	_	V <sub>DD</sub> – 1	V	
G <sub>OLOA</sub>	Open loop gain	80	-	-	dB	
I <sub>SOA</sub>	Amplifier supply current	-	10	30	μA	

#### Table 17. 2.7V DC Amplifier Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V <sub>OSOA</sub>	Input offset voltage (absolute value)	-	2.5	15	mV	
TCV <sub>OSOA</sub>	Average input offset voltage drift	-	10	-	µV/°C	
I <sub>EBOA</sub>	Input leakage current (port 0 analog pins)	-	200	-	pА	Gross tested to 1 µA
C <sub>INOA</sub>	Input capacitance (port 0 analog pins)	-	4.5	9.5	pF	Package and pin dependent. Temp = 25 °C
V <sub>CMOA</sub>	Common mode voltage range	0	-	$V_{DD} - 1$	V	
G <sub>OLOA</sub>	Open loop gain	80	-	-	dB	
I <sub>SOA</sub>	Amplifier supply current	-	10	30	μA	



## Table 23. 2.7-V AC Chip-Level Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
F <sub>IMO12</sub>	IMO frequency for 12 MHz	11.5	12	12.7 <sup>[24,25]</sup>	MHz	Trimmed for 2.7 V operation using factory trim values. See Figure 11 on page 16. SLIMO mode = 1.
F <sub>IMO6</sub>	IMO frequency for 6 MHz	5.5	6	6.5 <sup>[24,25]</sup>	MHz	Trimmed for 2.7 V operation using factory trim values. See Figure 11 on page 16. SLIMO mode = 1.
F <sub>CPU1</sub>	CPU frequency (2.7 V nominal)	0.093	3	3.15 <sup>[24]</sup>	MHz	24 MHz only for SLIMO mode = 0.
F <sub>BLK27</sub>	Digital PSoC block frequency (2.7 V nominal)	0	12	12.5 <sup>[24,25]</sup>	MHz	Refer to the section AC Digital Block Specifications on page 26.
F <sub>32K1</sub>	ILO frequency	8	32	96	kHz	
F <sub>32K_U</sub>	ILO untrimmed frequency	5	_	100	kHz	After a reset and before the M8C starts to run, the ILO is not trimmed. See the system resets section of the PSoC Technical Reference Manual for details on this timing.
t <sub>XRST</sub>	External reset pulse width	10	-	-	μs	
DC <sub>ILO</sub>	ILO duty cycle	20	50	80	%	
F <sub>MAX</sub>	Maximum frequency of signal on row input or row output	-	-	12.3	MHz	
SR <sub>POWER_UP</sub>	Power supply slew rate	-	-	250	V/ms	V <sub>DD</sub> slew rate during power-up.
<sup>t</sup> POWERUP	Time from end of POR to CPU executing code	_	16	100	ms	Power-up from 0 V. See the system resets section of the PSoC Technical Reference Manual.
t <sub>jit_IMO</sub>	12-MHz IMO cycle-to-cycle jitter (RMS) <sup>[26]</sup>	-	400	1000	ps	
	12-MHz IMO long term N cycle-to-cycle jitter (RMS) <sup>[26]</sup>	-	600	1300	ps	N = 32
	12-MHz IMO period jitter (RMS) <sup>[26]</sup>	-	100	500	ps	

Notes

24. 2.4 V < V<sub>DD</sub> < 3.0 V.</li>
 25. Refer to the application note Adjusting PSoC Microcontroller Trims for Dual Voltage-Range Operation – AN2012 for more information on maximum frequency for user modules.

26. Refer to the application note, Understanding Datasheet Jitter Specifications for Cypress Timing Products - AN5054 for more information on jitter specifications.



## AC General Purpose I/O Specifications

Table 24 lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and -40 °C  $\leq T_A \leq 85$  °C, 3.0 V to 3.6 V and -40 °C  $\leq T_A \leq 85$  °C, or 2.4 V to 3.0 V and -40 °C  $\leq T_A \leq 85$  °C, respectively. Typical parameters apply to 5 V, 3.3 V, or 2.7 V at 25 °C and are for design guidance only.

#### Table 24. 5-V and 3.3-V AC GPIO Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
F <sub>GPIO</sub>	GPIO operating frequency	0	-	12	MHz	Normal strong mode
tRiseF	Rise time, normal strong mode, Cload = 50 pF	3	-	18	ns	$V_{DD}$ = 4.5 V to 5.25 V, 10% to 90%
tFallF	Fall time, normal strong mode, Cload = 50 pF	2	-	18	ns	$V_{DD}$ = 4.5 V to 5.25 V, 10% to 90%
tRiseS	Rise time, slow strong mode, Cload = 50 pF	10	27	-	ns	$V_{DD} = 3 V$ to 5.25 V, 10% to 90%
tFallS	Fall time, slow strong mode, Cload = 50 pF	10	22	-	ns	V <sub>DD</sub> = 3 V to 5.25 V, 10% to 90%

#### Table 25. 2.7-V AC GPIO Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
F <sub>GPIO</sub>	GPIO operating frequency	0	-	3	MHz	Normal strong mode
tRiseF	Rise time, normal strong mode, Cload = 50 pF	6	-	50	ns	$V_{DD}$ = 2.4 V to 3.0 V, 10% to 90%
tFallF	Fall time, normal strong mode, Cload = 50 pF	6	-	50	ns	$V_{DD}$ = 2.4 V to 3.0 V, 10% to 90%
tRiseS	Rise time, slow strong mode, Cload = 50 pF	18	40	120	ns	$V_{DD}$ = 2.4 V to 3.0 V, 10% to 90%
tFallS	Fall time, slow strong mode, Cload = 50 pF	18	40	120	ns	V <sub>DD</sub> = 2.4 V to 3.0 V, 10% to 90%

### Figure 13. GPIO Timing Diagram



#### AC Amplifier Specifications

The following tables list the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and –40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, 3.0 V to 3.6 V and –40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, or 2.4 V to 3.0 V and –40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, respectively. Typical parameters apply to 5 V, 3.3 V, or 2.7 V at 25 °C and are for design guidance only.

Settling times, slew rates, and gain bandwidth are based on the analog continuous time PSoC block.

### Table 26. 5-V and 3.3-V AC Amplifier Specifications

Symbol	Description	Min	Тур	Max	Units
t <sub>COMP1</sub>	Comparator mode response time, 50 mVpp signal centered on Ref	-	-	100	ns
t <sub>COMP2</sub>	Comparator mode response time, 2.5 V input, 0.5 V overdrive	-	-	300	ns

Table 27.	2.7-V	AC /	Amplifier	Specifications
-----------	-------	------	-----------	----------------

Symbol	Description	Min	Тур	Max	Units
t <sub>COMP1</sub>	Comparator mode response time, 50 mVpp signal centered on Ref	-	-	600	ns
t <sub>COMP2</sub>	Comparator mode response time, 1.5 V input, 0.5 V overdrive	-	-	300	ns



## AC Programming Specifications

Table 33 lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and -40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, or 3.0 V to 3.6 V and -40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, respectively. Typical parameters apply to 5 V, 3.3 V, or 2.7 V at 25 °C and are for design guidance only.

## Table 33. AC Programming Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
t <sub>RSCLK</sub>	Rise time of SCLK	1	-	20	ns	
t <sub>FSCLK</sub>	Fall time of SCLK	1	-	20	ns	
t <sub>SSCLK</sub>	Data set up time to falling edge of SCLK	40	-	-	ns	
t <sub>HSCLK</sub>	Data hold time from falling edge of SCLK	40	-	-	ns	
F <sub>SCLK</sub>	Frequency of SCLK	0	-	8	MHz	
t <sub>ERASEB</sub>	Flash erase time (block)	-	10	-	ms	
t <sub>WRITE</sub>	Flash block write time	-	80	-	ms	
t <sub>DSCLK3</sub>	Data out delay from falling edge of SCLK	-	-	50	ns	$3.0 \leq V_{DD} \leq 3.6.$
t <sub>DSCLK2</sub>	Data out delay from falling edge of SCLK	-	-	70	ns	$2.4 \leq V_{DD} \leq 3.0.$
t <sub>ERASEALL</sub>	Flash erase time (bulk)	-	20	-	ms	Erase all blocks and protection fields at once.
t <sub>PROGRAM_HOT</sub>	Flash block erase + flash block write time	-	-	180 <sup>[30]</sup>	ms	$0~^{\circ}C \leq Tj \leq 100~^{\circ}C.$
tPROGRAM_COLD	Flash block erase + flash block write time	-	_	360 <sup>[30]</sup>	ms	$-40~^{\circ}C \leq Tj \leq 0~^{\circ}C.$

## AC I<sup>2</sup>C Specifications

Table 34 lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and -40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, 3.0 V to 3.6 V and -40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, or 2.4 V to 3.0 V and -40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, respectively. Typical parameters apply to 5 V, 3.3 V, or 2.7 V at 25 °C and are for design guidance only.

Table 34.	AC Characteristics of the	ne I <sup>2</sup> C SDA and SCL	. Pins for $V_{CC} \ge 3.0 V$
-----------	---------------------------	---------------------------------	-------------------------------

Symbol	Description	Standar	d Mode	Fast M	lode	Units
Symbol	Description	Min	Max	Min	Max	Units
F <sub>SCLI2C</sub>	SCL clock frequency	0	100	0	400	kHz
thdstai2C	Hold time (repeated) START condition. After this period, the first clock pulse is generated.	4.0	-	0.6	-	μs
t <sub>LOWI2C</sub>	Low period of the SCL clock	4.7	-	1.3	-	μs
t <sub>HIGHI2C</sub>	High period of the SCL clock	4.0	-	0.6	-	μs
t <sub>SUSTAI2C</sub>	Setup time for a repeated START condition	4.7	-	0.6	-	μs
t <sub>HDDATI2C</sub>	Data hold time	0	-	0	-	μs
t <sub>SUDATI2C</sub>	Data setup time	250	-	100 <sup>[29]</sup>	-	ns
t <sub>SUSTOI2C</sub>	Setup time for STOP condition	4.0	-	0.6	-	μs
t <sub>BUFI2C</sub>	Bus free time between a STOP and START condition	4.7	-	1.3	_	μs
t <sub>SPI2C</sub>	Pulse width of spikes are suppressed by the input filter	-	-	0	50	ns

#### Notes

29. A fast-mode I<sup>2</sup>C-bus device can be used in a standard-mode I<sup>2</sup>C-bus system, but the requirement t<sub>SUDAT</sub> ≥ 250 ns must then be met. This automatically becomes the case if the device does not stretch the LOW period of the SCL signal. If such device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line t<sub>rmax</sub> + t<sub>SUDAT</sub> = 1000 + 250 = 1250 ns (according to the standard-mode I<sup>2</sup>C-bus specification) before the SCL line is released.
 30. For the full industrial range, you must employ a temperature sensor user module (FlashTemp) and feed the result to the temperature argument before writing. Refer to the application note, Design Aids — Reading and Writing PSoC<sup>®</sup> Flash – AN2015 for more information on Flash APIs.



## **Document Conventions**

## **Units of Measure**

Table 40 lists the units of measures.

### Table 40. Units of Measure

Symbol	Unit of Measure	Symbol	Unit of Measure
dB	decibels	mH	millihenry
°C	degree Celsius	μH	microhenry
μF	microfarad	μs	microsecond
pF	picofarad	ms	millisecond
kHz	kilohertz	ns	nanosecond
MHz	megahertz	ps	picosecond
rt-Hz	root hertz	μV	microvolt
kΩ	kilohm	mV	millivolt
Ω	ohm	mVpp	millivolts peak-to-peak
μA	microampere	V	volt
mA	milliampere	W	watt
nA	nanoampere	mm	millimeter
рА	pikoampere	%	percent

### **Numeric Conventions**

Hexadecimal numbers are represented with all letters in uppercase with an appended lowercase 'h' (for example, '14h' or '3Ah'). Hexadecimal numbers may also be represented by a '0x' prefix, the C coding convention. Binary numbers have an appended lowercase 'b' (for example, 01010100b' or '01000011b'). Numbers not indicated by an 'h' or 'b' are decimals.

## Glossary

active high	<ol> <li>A logic signal having its asserted state as the logic 1 state.</li> <li>A logic signal having the logic 1 state as the higher voltage of the two states.</li> </ol>				
analog blocks	The basic programmable opamp circuits. These are SC (switched capacitor) and CT (continuous time) blocks. These blocks can be interconnected to provide ADCs, DACs, multi-pole filters, gain stages, and much more.				
analog-to-digital (ADC)	A device that changes an analog signal to a digital signal of corresponding magnitude. Typically, an ADC converts a voltage to a digital number. The digital-to-analog (DAC) converter performs the reverse operation.				
Application programming interface (API)	A series of software routines that comprise an interface between a computer application and lower level services and functions (for example, user modules and libraries). APIs serve as building blocks for programmers that create software applications.				
asynchronous	A signal whose data is acknowledged or acted upon immediately, irrespective of any clock signal.				
bandgap reference	A stable voltage reference design that matches the positive temperature coefficient of VT with the negative temperature coefficient of VBE, to produce a zero temperature coefficient (ideally) reference.				
bandwidth	<ol> <li>The frequency range of a message or information processing system measured in hertz.</li> <li>The width of the spectral region over which an amplifier (or absorber) has substantial gain (or loss); it is sometimes represented more specifically as, for example, full width at half maximum.</li> </ol>				



## Glossary (continued)

shift register	A memory storage device that sequentially shifts a word either left or right to output a stream of serial data.
slave device	A device that allows another device to control the timing for data exchanges between two devices. Or when devices are cascaded in width, the slave device is the one that allows another device to control the timing of data exchanges between the cascaded devices and an external interface. The controlling device is called the master device.
SRAM	An acronym for static random access memory. A memory device where you can store and retrieve data at a high rate of speed. The term static is used because, after a value is loaded into an SRAM cell, it remains unchanged until it is explicitly altered or until power is removed from the device.
SROM	An acronym for supervisory read only memory. The SROM holds code that is used to boot the device, calibrate circuitry, and perform Flash operations. The functions of the SROM may be accessed in normal user code, operating from Flash.
stop bit	A signal following a character or block that prepares the receiving device to receive the next character or block.
synchronous	<ol> <li>A signal whose data is not acknowledged or acted upon until the next active edge of a clock signal.</li> <li>A system whose operation is synchronized by a clock signal.</li> </ol>
tri-state	A function whose output can adopt three states: 0, 1, and Z (high-impedance). The function does not drive any value in the Z state and, in many respects, may be considered to be disconnected from the rest of the circuit, allowing another output to drive the same net.
UART	A UART or universal asynchronous receiver-transmitter translates between parallel bits of data and serial bits.
user modules	Pre-build, pre-tested hardware/firmware peripheral functions that take care of managing and configuring the lower level Analog and Digital PSoC Blocks. User Modules also provide high level <b>API (Application Programming Interface)</b> for the peripheral function.
user space	The bank 0 space of the register map. The registers in this bank are more likely to be modified during normal program execution and not just during initialization. Registers in bank 1 are most likely to be modified only during the initialization phase of the program.
V <sub>DD</sub>	A name for a power net meaning "voltage drain." The most positive power supply signal. Usually 5 V or 3.3 V.
V <sub>SS</sub>	A name for a power net meaning "voltage source." The most negative power supply signal.
watchdog timer	A timer that must be serviced periodically. If it is not serviced, the CPU resets after a specified period of time.



## **Errata**

This section describes the errata for the CY8C21x23 PSoC<sup>®</sup> programmable system-on-chip family. Details include errata trigger conditions, scope of impact, available workarounds, and silicon revision applicability.

Contact your local Cypress Sales Representative if you have questions.

## Part Numbers Affected

Part Number	Ordering Information
	CY8C21123-24SXI
	CY8C21123-24SXIT
	CY8C21223-24SXI
	CY8C21223-24SXIT
CV9C21122	CY8C21323-24PVXI
610621123	CY8C21323-24PVXIT
	CY8C21323-24LFXI
	CY8C21323-24LFXIT
	CY8C21323-24LQXI
	CY8C21323-24LQXIT

## CY8C21123 Qualification Status

Product Status: Production

## CY8C21123 Errata Summary

The following table defines the errata applicability to available CY8C21123 family devices. An "X" indicates that the errata pertains to the selected device.

Note Errata items, in the table below, are hyperlinked. Click on any item entry to jump to its description.

Items	Part Number	Silicon Revision	Fix Status
[1.] Internal Main Oscillator (IMO) Tolerance Deviation at Temperature Extremes	CY8C21123	А	No silicon fix is planned. Workaround is required.

#### 1. Internal Main Oscillator (IMO) Tolerance Deviation at Temperature Extremes

#### Problem Definition

Asynchronous Digital Communications Interfaces may fail framing beyond 0 to 70 °C. This problem does not affect end-product usage between 0 and 70 °C.

#### Parameters Affected

The IMO frequency tolerance. The worst case deviation when operated below 0 °C and above +70 °C and within the upper and lower datasheet temperature range is  $\pm 5\%$ .

#### Trigger Condition(S)

The asynchronous Rx/Tx clock source IMO frequency tolerance may deviate beyond the data sheet limit of  $\pm 2.5\%$  when operated beyond the temperature range of 0 to  $\pm 70$  °C.

Scope of Impact

This problem may affect UART, IrDA, and FSK implementations.

Workaround

Implement a quartz crystal stabilized clock source on at least one end of the asynchronous digital communications interface.

Fix Status

No silicon fix is planned. The workaround mentioned above should be used.



# **Document History Page**

Document Title: CY8C21123/CY8C21223/CY8C21323, PSoC <sup>®</sup> Programmable System-on-Chip™ Document Number: 38-12022				
Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	133248	NWJ	See ECN	New silicon and document (Revision **).
*A	208900	NWJ	See ECN	Add new part, new package and update all ordering codes to Pb-free.
*В	212081	NWJ	See ECN	Expand and prepare Preliminary version.
*C	227321	CMS Team	See ECN	Update specs., data, format.
*D	235973	SFV	See ECN	Updated Overview and Electrical Spec. chapters, along with 24-pin pinout. Added CMP_GO_EN register (1,64h) to mapping table.
*E	290991	НМТ	See ECN	Update datasheet standards per SFV memo. Fix device table. Add part numbers to pinouts and fine tune. Change 20-pin SSOP to CY8C21323. Add Reflow Temp. table. Update diagrams and specs.
*F	301636	HMT	See ECN	DC Chip-Level Specification changes. Update links to new CY.com Portal.
*G	324073	НМТ	See ECN	Obtained clearer 16 SOIC package. Update Thermal Impedances and Solder Reflow tables. Re-add pinout ISSP notation. Fix ADC type-o. Fix TMP register names. Update Electrical Specifications. Add CY logo. Update CY copyright. Make datasheet Final.
*H	2588457	KET/HMI/ AESA	10/22/2008	New package information on page 9. Converted datasheet to new template. Added 16-Pin OFN package diagram.
*	2618175	OGNE / PYRS	12/09/2008	Added Note in Ordering Information Section. Changed title from PSoC Mixed-Signal Array to PSoC Programmable System-on-Chip. Updated 'Devel- opment Tools' and 'Designing with PSoC Designer' sections on pages 5 and 6
*J	2682782	MAXK / AESA	04/03/2009	Corrected 16 COL pinout.
*K	2699713	MAXK	04/29/2009	Minor ECN to correct paragraph style of 16 COL Pinout. No change in content.
*L	2762497	JVY	09/11/2009	Updated DC GPIO, AC Chip-Level, and AC Programming Specifications as follows: Modified $F_{IMO6}$ and $T_{WRITE}$ specifications. Replaced $T_{RAMP}$ time) specification with $SR_{POWER\_UP}$ (slew rate) specification. Added note [11] to Flash Endurance specification. Added I <sub>OH</sub> , I <sub>OL</sub> , DC <sub>ILO</sub> , $F_{32K\_U}$ , $T_{POWERUP}$ , $T_{ERASEALL}$ , $T_{PROGRAM\_HOT}$ , and $T_{PROGRAM\_COLD}$ specifications
*M	2792630	тто	10/26/2009	Updated ordering information for CY8C21223-24LGXI to indicate availability of XRES pin.
*N	2901653	NJF	03/30/2010	Changed 16-pin COL to 16-pin QFN in the datasheet. Added Contents. Updated links in Sales, Solutions, and Legal Information Updated Cypress website links. Added T <sub>BAKETEMP</sub> and T <sub>BAKETIME</sub> parameters in Absolute Maximum Ratings Updated 5-V and 3.3-V AC Chip-Level Specifications Updated Notes in Packaging Information and package diagrams. Updated Ordering Code Definitions
*0	2928895	YJI	05/06/2010	No technical updates. Included with EROS spec.



# Document History Page (continued)

Document Title: CY8C21123/CY8C21223/CY8C21323, PSoC <sup>®</sup> Programmable System-on-Chip™ Document Number: 38-12022				
Revision	ECN	Orig. of Change	Submission Date	Description of Change
*P	3044869	NJF	10/01/2010	Added PSoC Device Characteristics table. Added DC I <sup>2</sup> C Specifications table. Added F <sub>32K U</sub> max limit. Added Tjit_IMO specification, removed existing jitter specifications. Updated Units of Measure, Acronyms, Glossary, and References sections. Updated solder reflow specifications. No specific changes were made to AC Digital Block Specifications table and I <sup>2</sup> C Timing Diagram. They were updated for clearer understanding. Updated Figure 13 since the labelling for y-axis was incorrect. Template and styles update.
*Q	3263669	YJI	05/23/2011	Updated 16-pin SOIC and 20-pin SSOP package diagrams. Updated Development Tool Selection and Designing with PSoC Designer sections.
*R	3383787	GIR	09/26/2011	The text "Pin must be left floating" is included under Description of NC pin in Table 6 on page 11. Updated Table 37 on page 35 for improved clarity.
*S	3558729	RJVB	03/22/2012	Updated 16-pin SOIC package.
*T	3598261	LURE / XZNG	04/24/2012	Changed the PWM description string from "8- to 32-bit" to "8- and 16-bit".
*U	3649990	BVI / YLIU	06/19/2012	Updated description of NC pin as "No Connection. Pin must be left floating"
*V	3873870	UVS	01/18/2013	Updated Packaging Information: spec 51-85068 – Changed revision from *D to *E. spec 001-09116 – Changed revision from *F to *G. spec 51-85203 – Changed revision from *C to *D.
*W	3993321	UVS	05/07/2013	Added Errata.
*Х	4067216	UVS	07/18/2013	Added Errata footnotes (Note 19). Updated Features: Replaced 2.5% with 5% under "Precision, programmable clocking". Updated Electrical Specifications: Updated AC Electrical Characteristics: Updated AC Chip-Level Specifications: Added Note 19 and referred the same note in F <sub>IMO24</sub> parameter. Updated minimum and maximum values of F <sub>IMO24</sub> parameter. Updated AC Digital Block Specifications: Replaced all instances of maximum value "49.2" with "50.4" and "24.6" with "25.2" in Table 28. Updated Packaging Information: spec 51-85066 – Changed revision from *E to *F. spec 001-09116 – Changed revision from *G to *H. Updated to new template.
*Y	4479648	RJVB	08/20/2014	Updated Errata: Updated CY8C21123 Errata Summary: Updated details in "Fix Status" column in the table. Updated details in "Fix Status" bulleted point below the table.



# Document History Page (continued)

Document Title: CY8C21123/CY8C21223/CY8C21323, PSoC <sup>®</sup> Programmable System-on-Chip™ Document Number: 38-12022				
Revision	ECN	Orig. of Change	Submission Date	Description of Change
*Z	4623500	DIMA	01/14/2015	Updated Pin Information: Updated 20-Pin Part Pinout: Updated Table 5: Added Note 6 and referred the same note in description of pin 5 and pin 10. Updated 24-Pin Part Pinout: Updated Table 6: Added Note 9 and referred the same note in description of pin 3, pin 9 and pin 21. Updated Packaging Information: spec 51-85066 – Changed revision from *F to *G. spec 51-85077 – Changed revision from *E to *F. Completing Sunset Review.
AA	5090662	ARVI	01/18/2016	Updated Ordering Information, Ordering Code Definitions, and Errata. Upated figure title in Figure 19. Updated Table 38. Updated Figure 15 (spec 51-85066 *G to *H) in Packaging Information. Added Figure 20 (spec 001-13937 *F) in Packaging Information.