



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|---|
| Product Status | Obsolete |
| Core Processor | M8C |
| Core Size | 8-Bit |
| Speed | 24MHz |
| Connectivity | I ² C, SPI, UART/USART |
| Peripherals | POR, PWM, WDT |
| Number of I/O | 16 |
| Program Memory Size | 4KB (4K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 256 x 8 |
| Voltage - Supply (Vcc/Vdd) | 2.4V ~ 5.25V |
| Data Converters | A/D 8x8b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 24-VFQFN Exposed Pad |
| Supplier Device Package | 24-QFN (4x4) |
| Purchase URL | https://www.e-xfl.com/product-detail/infineon-technologies/cy8c21323-24lfxit |

Development Tool Selection

Software

PSoC Designer

At the core of the PSoC development software suite is PSoC Designer. Utilized by thousands of PSoC developers, this robust software has been facilitating PSoC designs for years. PSoC Designer is available free of charge at <http://www.cypress.com>. PSoC Designer comes with a free C compiler.

PSoC Designer Software Subsystems

You choose a base device to work with and then select different onboard analog and digital components called user modules that use the PSoC blocks. Examples of user modules are ADCs, DACs, Amplifiers, and Filters. You configure the user modules for your chosen application and connect them to each other and to the proper pins. Then you generate your project. This prepopulates your project with APIs and libraries that you can use to program your application.

The tool also supports easy development of multiple configurations and dynamic reconfiguration. Dynamic reconfiguration allows for changing configurations at run time. Code Generation Tools PSoC Designer supports multiple third-party C compilers and assemblers. The code generation tools work seamlessly within the PSoC Designer interface and have been tested with a full range of debugging tools. The choice is yours.

Assemblers. The assemblers allow assembly code to be merged seamlessly with C code. Link libraries automatically use absolute addressing or are compiled in relative mode, and linked with other software modules to get absolute addressing.

C Language Compilers. C language compilers are available that support the PSoC family of devices. The products allow you to create complete C programs for the PSoC family devices. The optimizing C compilers provide all the features of C tailored to the PSoC architecture. They come complete with embedded libraries providing port and bus operations, standard keypad and display support, and extended math functionality.

Debugger

PSoC Designer has a debug environment that provides hardware in-circuit emulation, allowing you to test the program in a physical system while providing an internal view of the PSoC device. Debugger commands allow the designer to read and program and read and write data memory, read and write I/O registers, read and write CPU registers, set and clear break-points, and provide program run, halt, and step control. The debugger also allows the designer to create a trace buffer of registers and memory locations of interest.

In-Circuit Emulator

A low cost, high functionality In-Circuit Emulator (ICE) is available for development support. This hardware has the capability to program single devices. The emulator consists of a base unit that connects to the PC by way of a USB port. The base unit is universal and operates with all PSoC devices. Emulation pods for each device family are available separately. The emulation pod takes the place of the PSoC device in the target board and performs full speed (24MHz) operation.

Standard Cypress PSoC IDE tools are available for debugging the CY8C20x36A/66A family of parts. However, the additional trace length and a minimal ground plane in the Flex-Pod can create noise problems that make it difficult to debug the design. A custom bonded On-Chip Debug (OCD) device is available in a 48-pin QFN package. The OCD device is recommended for debugging designs that have high current and/or high analog accuracy requirements. The QFN package is compact and is connected to the ICE through a high density connector.

PSoC Programmer

Flexible enough to be used on the bench in development, yet suitable for factory programming, PSoC Programmer works either as a standalone programming application or it can operate directly from PSoC Designer. PSoC Programmer software is compatible with both PSoC ICE-Cube in-circuit emulator and PSoC MiniProg. PSoC programmer is available free of charge at <http://www.cypress.com/psocprogrammer>.

Designing with PSoC Designer

The development process for the PSoC device differs from that of a traditional fixed function microprocessor. The configurable analog and digital hardware blocks give the PSoC architecture a unique flexibility that pays dividends in managing specification change during development and by lowering inventory costs. These configurable resources, called PSoC Blocks, have the ability to implement a wide variety of user-selectable functions.

The PSoC development process can be summarized in the following four steps:

1. Select [User Modules](#)
2. Configure User Modules
3. Organize and Connect
4. Generate, Verify, and Debug

Select Components

PSoC Designer provides a library of pre-built, pre-tested hardware peripheral components called "user modules." User modules make selecting and implementing peripheral devices, both analog and digital, simple.

Configure Components

Each of the User Modules you select establishes the basic register settings that implement the selected function. They also provide parameters and properties that allow you to tailor their precise configuration to your particular application. For example, a PWM User Module configures one or more

digital PSoC blocks, one for each 8 bits of resolution. The user module parameters permit you to establish the pulse width and duty cycle. Configure the parameters and properties to correspond to your chosen application. Enter values directly or by selecting values from drop-down menus. All the user modules are documented in datasheets that may be viewed directly in PSoC Designer or on the Cypress website. These [user module datasheets](#) explain the internal operation of the User Module and provide performance specifications. Each datasheet describes the use of each user module parameter, and other information you may need to successfully implement your design.

Organize and Connect

You build signal chains at the chip level by interconnecting user modules to each other and the I/O pins. You perform the selection, configuration, and routing so that you have complete control over all on-chip resources.

Generate, Verify, and Debug

When you are ready to test the hardware configuration or move on to developing code for the project, you perform the "Generate Configuration Files" step. This causes PSoC Designer to generate source code that automatically configures the device to your specification and provides the software for the system. The generated code provides application programming interfaces (APIs) with high-level functions to control and respond to hardware events at run time and interrupt service routines that you can adapt as needed.

A complete code development environment allows you to develop and customize your applications in C, assembly language, or both.

The last step in the development process takes place inside PSoC Designer's Debugger (access by clicking the Connect icon). PSoC Designer downloads the HEX image to the ICE where it runs at full speed. PSoC Designer debugging capabilities rival those of systems costing many times more. In addition to traditional single-step, run-to-breakpoint and watch-variable features, the debug interface provides a large trace buffer and allows you to define complex breakpoint events that include monitoring address and data bus values, memory locations and external signals.

Pin Information

This section describes, lists, and illustrates the CY8C21x23 PSoC device pins and pinout configurations. Every port pin (labeled with a "P") is capable of Digital I/O. However, V_{SS} , V_{DD} , SMP, and XRES are not capable of Digital I/O.


8-Pin Part Pinout

Table 2. Pin Definitions – CY8C21123 8-Pin SOIC

| Pin No. | Type | | Pin Name | Description |
|---------|---------|--------|----------|---|
| | Digital | Analog | | |
| 1 | I/O | I | P0[5] | Analog column mux input |
| 2 | I/O | I | P0[3] | Analog column mux input |
| 3 | I/O | | P1[1] | I ² C serial clock (SCL), ISSP-SCLK ^[3] |
| 4 | Power | | V_{SS} | Ground connection |
| 5 | I/O | | P1[0] | I ² C serial data (SDA), ISSP-SDATA ^[3] |
| 6 | I/O | I | P0[2] | Analog column mux input |
| 7 | I/O | I | P0[4] | Analog column mux input |
| 8 | Power | | V_{DD} | Supply voltage |

LEGEND: A = Analog, I = Input, and O = Output.

Figure 3. CY8C21123 8-Pin SOIC




16-Pin Part Pinout

Table 3. Pin Definitions – CY8C21223 16-Pin SOIC

| Pin No. | Type | | Pin Name | Description |
|---------|---------|--------|----------|---|
| | Digital | Analog | | |
| 1 | I/O | I | P0[7] | Analog column mux input |
| 2 | I/O | I | P0[5] | Analog column mux input |
| 3 | I/O | I | P0[3] | Analog column mux input |
| 4 | I/O | I | P0[1] | Analog column mux input |
| 5 | Power | | SMP | SMP connection to required external components |
| 6 | Power | | V_{SS} | Ground connection |
| 7 | I/O | | P1[1] | I ² C SCL, ISSP-SCLK ^[3] |
| 8 | Power | | V_{SS} | Ground connection |
| 9 | I/O | | P1[0] | I ² C SDA, ISSP-SDATA ^[3] |
| 10 | I/O | | P1[2] | |
| 11 | I/O | | P1[4] | Optional external clock input (EXTCLK) |
| 12 | I/O | I | P0[0] | Analog column mux input |
| 13 | I/O | I | P0[2] | Analog column mux input |
| 14 | I/O | I | P0[4] | Analog column mux input |
| 15 | I/O | I | P0[6] | Analog column mux input |
| 16 | Power | | V_{DD} | Supply voltage |

LEGEND: A = Analog, I = Input, and O = Output.

Figure 4. CY8C21223 16-Pin SOIC




Note

- These are the ISSP pins, which are not high Z at POR (power on reset). See the [PSoC Technical Reference Manual](#) for details.

Table 4. Pin Definitions – CY8C21223 16-Pin QFN with no E-Pad ^[4]

| Pin No. | Type | | Pin Name | Description |
|---------|---------|--------|-----------------|--|
| | Digital | Analog | | |
| 1 | I/O | I | P0[3] | Analog column mux input |
| 2 | I/O | I | P0[1] | Analog column mux input |
| 3 | I/O | | P1[7] | I ² C SCL |
| 4 | I/O | | P1[5] | I ² C SDA |
| 5 | I/O | | P1[3] | |
| 6 | I/O | | P1[1] | I ² C SCL, ISSP-SCLK ^[5] |
| 7 | Power | | V _{SS} | Ground connection |
| 8 | I/O | | P1[0] | I ² C SDA, ISSP-SDATA ^[5] |
| 9 | I/O | | P1[6] | |
| 10 | I/O | | P1[4] | EXTCLK |
| 11 | Input | | XRES | Active high external reset with internal pull-down |
| 12 | I/O | I | P0[4] | V _{REF} |
| 13 | Power | | V _{DD} | Supply voltage |
| 14 | I/O | I | P0[7] | Analog column mux input |
| 15 | I/O | I | P0[5] | Analog column mux input |
| 16 | | | NC | No Connection. Pin must be left floating |

LEGEND A = Analog, I = Input, and O = Output.

Figure 5. CY8C21223 16-Pin QFN


Notes

- The center pad on the QFN package must be connected to ground (V_{SS}) for best mechanical, thermal, and electrical performance. If not connected to ground, it must be electrically floated and not connected to any other signal.
- These are the ISSP pins, which are not high Z at POR (power on reset). See the [PSoC Technical Reference Manual](#) for details.


20-Pin Part Pinout

Table 5. Pin Definitions – CY8C21323 20-Pin SSOP

| Pin No. | Type | | Pin Name | Description |
|---------|---------|--------|-----------------|--|
| | Digital | Analog | | |
| 1 | I/O | I | P0[7] | Analog column mux input |
| 2 | I/O | I | P0[5] | Analog column mux input |
| 3 | I/O | I | P0[3] | Analog column mux input |
| 4 | I/O | I | P0[1] | Analog column mux input |
| 5 | Power | | V _{SS} | Ground connection ^[6] |
| 6 | I/O | | P1[7] | I ² C SCL |
| 7 | I/O | | P1[5] | I ² C SDA |
| 8 | I/O | | P1[3] | |
| 9 | I/O | | P1[1] | I ² C SCL, ISSP-SCLK ^[7] |
| 10 | Power | | V _{SS} | Ground connection ^[6] |
| 11 | I/O | | P1[0] | I ² C SDA, ISSP-SDATA ^[7] |
| 12 | I/O | | P1[2] | |
| 13 | I/O | | P1[4] | Optional EXTCLK input |
| 14 | I/O | | P1[6] | |
| 15 | Input | | XRES | Active high external reset with internal pull-down |
| 16 | I/O | I | P0[0] | Analog column mux input |
| 17 | I/O | I | P0[2] | Analog column mux input |
| 18 | I/O | I | P0[4] | Analog column mux input |
| 19 | I/O | I | P0[6] | Analog column mux input |
| 20 | Power | | V _{DD} | Supply voltage |

LEGEND A = Analog, I = Input, and O = Output.

Figure 6. CY8C21323 20-Pin SSOP



Notes

- All V_{SS} pins should be brought out to one common GND plane.
- These are the ISSP pins, which are not high Z at POR (power on reset). See the [PSoC Technical Reference Manual](#) for details.

Register Reference

This section lists the registers of the CY8C21x23 PSoC device. For detailed register information, refer the [PSoC Technical Reference Manual](#).

Register Conventions

The register conventions specific to this section are listed in the following table.

Table 7. Register Conventions

| Convention | Description |
|------------|------------------------------|
| R | Read register or bit(s) |
| W | Write register or bit(s) |
| L | Logical register or bit(s) |
| C | Clearable register or bit(s) |
| # | Access is bit specific |

Register Mapping Tables

The PSoC device has a total register address space of 512 bytes. The register space is referred to as I/O space and is divided into two banks. The XOI bit in the Flag register (CPU_F) determines the bank you are currently in. When the XOI bit is set, you are in Bank 1.

Note In the following register mapping tables, blank fields are Reserved and must not be accessed.

Table 8. Register Map Bank 0 Table: User Space

| Name | Addr (0,Hex) | Access | Name | Addr (0,Hex) | Access | Name | Addr (0,Hex) | Access | Name | Addr (0,Hex) | Access |
|----------|--------------|--------|---------|--------------|--------|----------|--------------|--------|----------|--------------|--------|
| PRT0DR | 00 | RW | | 40 | | ASE10CR0 | 80 | RW | | C0 | |
| PRT0IE | 01 | RW | | 41 | | | 81 | | | C1 | |
| PRT0GS | 02 | RW | | 42 | | | 82 | | | C2 | |
| PRT0DM2 | 03 | RW | | 43 | | | 83 | | | C3 | |
| PRT1DR | 04 | RW | | 44 | | ASE11CR0 | 84 | RW | | C4 | |
| PRT1IE | 05 | RW | | 45 | | | 85 | | | C5 | |
| PRT1GS | 06 | RW | | 46 | | | 86 | | | C6 | |
| PRT1DM2 | 07 | RW | | 47 | | | 87 | | | C7 | |
| | 08 | | | 48 | | | 88 | | | C8 | |
| | 09 | | | 49 | | | 89 | | | C9 | |
| | 0A | | | 4A | | | 8A | | | CA | |
| | 0B | | | 4B | | | 8B | | | CB | |
| | 0C | | | 4C | | | 8C | | | CC | |
| | 0D | | | 4D | | | 8D | | | CD | |
| | 0E | | | 4E | | | 8E | | | CE | |
| | 0F | | | 4F | | | 8F | | | CF | |
| | 10 | | | 50 | | | 90 | | | D0 | |
| | 11 | | | 51 | | | 91 | | | D1 | |
| | 12 | | | 52 | | | 92 | | | D2 | |
| | 13 | | | 53 | | | 93 | | | D3 | |
| | 14 | | | 54 | | | 94 | | | D4 | |
| | 15 | | | 55 | | | 95 | | | D5 | |
| | 16 | | | 56 | | | 96 | | I2C_CFG | D6 | RW |
| | 17 | | | 57 | | | 97 | | I2C_SCR | D7 | # |
| | 18 | | | 58 | | | 98 | | I2C_DR | D8 | RW |
| | 19 | | | 59 | | | 99 | | I2C_MSCR | D9 | # |
| | 1A | | | 5A | | | 9A | | INT_CLR0 | DA | RW |
| | 1B | | | 5B | | | 9B | | INT_CLR1 | DB | RW |
| | 1C | | | 5C | | | 9C | | | DC | |
| | 1D | | | 5D | | | 9D | | INT_CLR3 | DD | RW |
| | 1E | | | 5E | | | 9E | | INT_MSK3 | DE | RW |
| | 1F | | | 5F | | | 9F | | | DF | |
| DBB00DR0 | 20 | # | AMX_IN | 60 | RW | | A0 | | INT_MSK0 | E0 | RW |
| DBB00DR1 | 21 | W | | 61 | | | A1 | | INT_MSK1 | E1 | RW |
| DBB00DR2 | 22 | RW | PWM_CR | 62 | RW | | A2 | | INT_VC | E2 | RC |
| DBB00CR0 | 23 | # | | 63 | | | A3 | | RES_WDT | E3 | W |
| DBB01DR0 | 24 | # | CMP_CR0 | 64 | # | | A4 | | | E4 | |
| DBB01DR1 | 25 | W | | 65 | | | A5 | | | E5 | |
| DBB01DR2 | 26 | RW | CMP_CR1 | 66 | RW | | A6 | | DEC_CR0 | E6 | RW |
| DBB01CR0 | 27 | # | | 67 | | | A7 | | DEC_CR1 | E7 | RW |
| DCB02DR0 | 28 | # | ADC0_CR | 68 | # | | A8 | | | E8 | |
| DCB02DR1 | 29 | W | ADC1_CR | 69 | # | | A9 | | | E9 | |
| DCB02DR2 | 2A | RW | | 6A | | | AA | | | EA | |
| DCB02CR0 | 2B | # | | 6B | | | AB | | | EB | |
| DCB03DR0 | 2C | # | TMP_DR0 | 6C | RW | | AC | | | EC | |
| DCB03DR1 | 2D | W | TMP_DR1 | 6D | RW | | AD | | | ED | |
| DCB03DR2 | 2E | RW | TMP_DR2 | 6E | RW | | AE | | | EE | |
| DCB03CR0 | 2F | # | TMP_DR3 | 6F | RW | | AF | | | EF | |

Blank fields are Reserved and must not be accessed.

Access is bit specific.

Table 8. Register Map Bank 0 Table: User Space (continued)

| Name | Addr (0,Hex) | Access | Name | Addr (0,Hex) | Access | Name | Addr (0,Hex) | Access | Name | Addr (0,Hex) | Access |
|------|--------------|--------|----------|--------------|--------|---------|--------------|--------|----------|--------------|--------|
| | 30 | | | 70 | | RDI0RI | B0 | RW | | F0 | |
| | 31 | | | 71 | | RDI0SYN | B1 | RW | | F1 | |
| | 32 | | ACE00CR1 | 72 | RW | RDI0IS | B2 | RW | | F2 | |
| | 33 | | ACE00CR2 | 73 | RW | RDI0LT0 | B3 | RW | | F3 | |
| | 34 | | | 74 | | RDI0LT1 | B4 | RW | | F4 | |
| | 35 | | | 75 | | RDI0RO0 | B5 | RW | | F5 | |
| | 36 | | ACE01CR1 | 76 | RW | RDI0RO1 | B6 | RW | | F6 | |
| | 37 | | ACE01CR2 | 77 | RW | | B7 | | CPU_F | F7 | RL |
| | 38 | | | 78 | | | B8 | | | F8 | |
| | 39 | | | 79 | | | B9 | | | F9 | |
| | 3A | | | 7A | | | BA | | | FA | |
| | 3B | | | 7B | | | BB | | | FB | |
| | 3C | | | 7C | | | BC | | | FC | |
| | 3D | | | 7D | | | BD | | | FD | |
| | 3E | | | 7E | | | BE | | CPU_SCR1 | FE | # |
| | 3F | | | 7F | | | BF | | CPU_SCR0 | FF | # |

Blank fields are Reserved and must not be accessed.

Access is bit specific.

Table 9. Register Map Bank 1 Table: Configuration Space

| Name | Addr (1,Hex) | Access | Name | Addr (1,Hex) | Access | Name | Addr (1,Hex) | Access | Name | Addr (1,Hex) | Access |
|---------|--------------|--------|------|--------------|--------|----------|--------------|--------|----------|--------------|--------|
| PRT0DM0 | 00 | RW | | 40 | | ASE10CR0 | 80 | RW | | C0 | |
| PRT0DM1 | 01 | RW | | 41 | | | 81 | | | C1 | |
| PRT0IC0 | 02 | RW | | 42 | | | 82 | | | C2 | |
| PRT0IC1 | 03 | RW | | 43 | | | 83 | | | C3 | |
| PRT1DM0 | 04 | RW | | 44 | | ASE11CR0 | 84 | RW | | C4 | |
| PRT1DM1 | 05 | RW | | 45 | | | 85 | | | C5 | |
| PRT1IC0 | 06 | RW | | 46 | | | 86 | | | C6 | |
| PRT1IC1 | 07 | RW | | 47 | | | 87 | | | C7 | |
| | 08 | | | 48 | | | 88 | | | C8 | |
| | 09 | | | 49 | | | 89 | | | C9 | |
| | 0A | | | 4A | | | 8A | | | CA | |
| | 0B | | | 4B | | | 8B | | | CB | |
| | 0C | | | 4C | | | 8C | | | CC | |
| | 0D | | | 4D | | | 8D | | | CD | |
| | 0E | | | 4E | | | 8E | | | CE | |
| | 0F | | | 4F | | | 8F | | | CF | |
| | 10 | | | 50 | | | 90 | | GDI_O_IN | D0 | RW |
| | 11 | | | 51 | | | 91 | | GDI_E_IN | D1 | RW |
| | 12 | | | 52 | | | 92 | | GDI_O_OU | D2 | RW |
| | 13 | | | 53 | | | 93 | | GDI_E_OU | D3 | RW |
| | 14 | | | 54 | | | 94 | | | D4 | |
| | 15 | | | 55 | | | 95 | | | D5 | |
| | 16 | | | 56 | | | 96 | | | D6 | |
| | 17 | | | 57 | | | 97 | | | D7 | |
| | 18 | | | 58 | | | 98 | | | D8 | |
| | 19 | | | 59 | | | 99 | | | D9 | |
| | 1A | | | 5A | | | 9A | | | DA | |
| | 1B | | | 5B | | | 9B | | | DB | |

Blank fields are Reserved and must not be accessed.

Access is bit specific.

Table 9. Register Map Bank 1 Table: Configuration Space (continued)

| Name | Addr (1,Hex) | Access | Name | Addr (1,Hex) | Access | Name | Addr (1,Hex) | Access | Name | Addr (1,Hex) | Access |
|---------|-----------------|--------|-----------|-----------------|--------|---------|-----------------|--------|-----------|-----------------|--------|
| | 1C | | | 5C | | | 9C | | | DC | |
| | 1D | | | 5D | | | 9D | | OSC_GO_EN | DD | RW |
| | 1E | | | 5E | | | 9E | | OSC_CR4 | DE | RW |
| | 1F | | | 5F | | | 9F | | OSC_CR3 | DF | RW |
| DBB00FN | 20 | RW | CLK_CR0 | 60 | RW | | A0 | | OSC_CR0 | E0 | RW |
| DBB00IN | 21 | RW | CLK_CR1 | 61 | RW | | A1 | | OSC_CR1 | E1 | RW |
| DBB00OU | 22 | RW | ABF_CR0 | 62 | RW | | A2 | | OSC_CR2 | E2 | RW |
| | 23 | | AMD_CR0 | 63 | RW | | A3 | | VLT_CR | E3 | RW |
| DBB01FN | 24 | RW | CMP_GO_EN | 64 | RW | | A4 | | VLT_CMP | E4 | R |
| DBB01IN | 25 | RW | | 65 | | | A5 | | ADC0_TR | E5 | RW |
| DBB01OU | 26 | RW | AMD_CR1 | 66 | RW | | A6 | | ADC1_TR | E6 | RW |
| | 27 | | ALT_CR0 | 67 | RW | | A7 | | | E7 | |
| DCB02FN | 28 | RW | | 68 | | | A8 | | IMO_TR | E8 | W |
| DCB02IN | 29 | RW | | 69 | | | A9 | | ILO_TR | E9 | W |
| DCB02OU | 2A | RW | | 6A | | | AA | | BDG_TR | EA | RW |
| | 2B | | CLK_CR3 | 6B | RW | | AB | | ECO_TR | EB | W |
| DCB03FN | 2C | RW | TMP_DR0 | 6C | RW | | AC | | | EC | |
| DCB03IN | 2D | RW | TMP_DR1 | 6D | RW | | AD | | | ED | |
| DCB03OU | 2E | RW | TMP_DR2 | 6E | RW | | AE | | | EE | |
| | 2F | | TMP_DR3 | 6F | RW | | AF | | | EF | |
| | 30 | | | 70 | | RDI0RI | B0 | RW | | F0 | |
| | 31 | | | 71 | | RDI0SYN | B1 | RW | | F1 | |
| | 32 | | ACE00CR1 | 72 | RW | RDI0IS | B2 | RW | | F2 | |
| | 33 | | ACE00CR2 | 73 | RW | RDI0LT0 | B3 | RW | | F3 | |
| | 34 | | | 74 | | RDI0LT1 | B4 | RW | | F4 | |
| | 35 | | | 75 | | RDI0RO0 | B5 | RW | | F5 | |
| | 36 | | ACE01CR1 | 76 | RW | RDI0RO1 | B6 | RW | | F6 | |
| | 37 | | ACE01CR2 | 77 | RW | | B7 | | CPU_F | F7 | RL |
| | 38 | | | 78 | | | B8 | | | F8 | |
| | 39 | | | 79 | | | B9 | | | F9 | |
| | 3A | | | 7A | | | BA | | FLS_PR1 | FA | RW |
| | 3B | | | 7B | | | BB | | | FB | |
| | 3C | | | 7C | | | BC | | | FC | |
| | 3D | | | 7D | | | BD | | | FD | |
| | 3E | | | 7E | | | BE | | CPU_SCR1 | FE | # |
| | 3F | | | 7F | | | BF | | CPU_SCR0 | FF | # |

Blank fields are Reserved and must not be accessed.

Access is bit specific.

Electrical Specifications

This section presents the DC and AC electrical specifications of the CY8C21x23 PSoC device. For up to date electrical specifications, check if you have the latest datasheet by visiting the web at <http://www.cypress.com>.

Specifications are valid for $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ and $T_J \leq 100^{\circ}\text{C}$, except where noted.

Refer to Table 24 on page 25 for the electrical specifications on the IMO using SLIMO mode.

Figure 10. Voltage versus CPU Frequency





Figure 11. Voltage versus IMO Frequency




Absolute Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

Table 10. Absolute Maximum Ratings

| Symbol | Description | Min | Typ | Max | Units | Notes |
|-----------------------|---|-----------------------|-----|-----------------------|-------|--|
| T _{STG} | Storage temperature | -55 | — | +100 | °C | Higher storage temperatures reduce data retention time. Recommended storage temperature is +25 °C ± 25 °C. Extended duration storage temperatures higher than 65 °C degrade reliability. |
| T _{BAKETEMP} | Bake temperature | — | 125 | See package label | °C | |
| t _{BAKETIME} | Bake time | See package label | — | 72 | Hours | |
| T _A | Ambient temperature with power applied | -40 | — | +85 | °C | |
| V _{DD} | Supply voltage on V _{DD} relative to V _{SS} | -0.5 | — | +6.0 | V | |
| V _{IO} | DC input voltage | V _{SS} - 0.5 | — | V _{DD} + 0.5 | V | |
| V _{IOZ} | DC voltage applied to tristate | V _{SS} - 0.5 | — | V _{DD} + 0.5 | V | |
| I _{MIO} | Maximum current into any port pin | -25 | — | +50 | mA | |
| ESD | Electro static discharge voltage | 2000 | — | — | V | Human body model ESD |
| LU | Latch-up current | — | — | 200 | mA | |

Figure 12. Basic Switch Mode Pump Circuit


DC POR and LVD Specifications

Table 19 lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$, 3.0 V to 3.6 V and $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$, or 2.4 V to 3.0 V and $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$, respectively. Typical parameters apply to 5 V, 3.3 V, or 2.7 V at 25 $^{\circ}\text{C}$ and are for design guidance only.

Table 19. DC POR and LVD Specifications

| Symbol | Description | Min | Typ | Max | Units | Notes |
|-------------|---|------|------|----------------------|-------|--|
| V_{PPOR0} | V_{DD} value for PPOR trip PORLEV[1:0] = 00b | — | 2.36 | 2.40 | V | V_{DD} must be greater than or equal to 2.5 V during startup, reset from the XRES pin, or reset from watchdog. |
| V_{PPOR1} | PORLEV[1:0] = 01b | — | 2.82 | 2.95 | V | |
| V_{PPOR2} | PORLEV[1:0] = 10b | — | 4.55 | 4.70 | V | |
| V_{LVD0} | V_{DD} value for LVD trip VM[2:0] = 000b | 2.40 | 2.45 | 2.51 ^[12] | V | |
| V_{LVD1} | VM[2:0] = 001b | 2.85 | 2.92 | 2.99 ^[13] | V | |
| V_{LVD2} | VM[2:0] = 010b | 2.95 | 3.02 | 3.09 | V | |
| V_{LVD3} | VM[2:0] = 011b | 3.06 | 3.13 | 3.20 | V | |
| V_{LVD4} | VM[2:0] = 100b | 4.37 | 4.48 | 4.55 | V | |
| V_{LVD5} | VM[2:0] = 101b | 4.50 | 4.64 | 4.75 | V | |
| V_{LVD6} | VM[2:0] = 110b | 4.62 | 4.73 | 4.83 | V | |
| V_{LVD7} | VM[2:0] = 111b | 4.71 | 4.81 | 4.95 | V | |
| V_{PUMP0} | V_{DD} value for PUMP trip VM[2:0] = 000b | 2.45 | 2.55 | 2.62 ^[14] | V | |
| V_{PUMP1} | VM[2:0] = 001b | 2.96 | 3.02 | 3.09 | V | |
| V_{PUMP2} | VM[2:0] = 010b | 3.03 | 3.10 | 3.16 | V | |
| V_{PUMP3} | VM[2:0] = 011b | 3.18 | 3.25 | 3.32 ^[15] | V | |
| V_{PUMP4} | VM[2:0] = 100b | 4.54 | 4.64 | 4.74 | V | |
| V_{PUMP5} | VM[2:0] = 101b | 4.62 | 4.73 | 4.83 | V | |
| V_{PUMP6} | VM[2:0] = 110b | 4.71 | 4.82 | 4.92 | V | |
| V_{PUMP7} | VM[2:0] = 111b | 4.89 | 5.00 | 5.12 | V | |

Notes

12. Always greater than 50 mV above V_{PPOR} (PORLEV = 00) for falling supply.
13. Always greater than 50 mV above V_{PPOR} (PORLEV = 01) for falling supply.
14. Always greater than 50 mV above V_{LVD0} .
15. Always greater than 50 mV above V_{LVD3} .

DC Programming Specifications

Table 20 lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$, 3.0 V to 3.6 V and $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$, or 2.4 V to 3.0 V and $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$, respectively. Typical parameters apply to 5 V, 3.3 V, or 2.7 V at 25 °C and are for design guidance only.

Table 20. DC Programming Specifications

| Symbol | Description | Min | Typ | Max | Units | Notes |
|-----------------------|--|------------------------|-----|-----------------|-------|--|
| V_{DDP} | V_{DD} for programming and erase | 4.5 | 5.0 | 5.5 | V | This specification applies to the functional requirements of external programmer tools |
| $V_{DDL V}$ | Low V_{DD} for verify | 2.4 | 2.5 | 2.6 | V | This specification applies to the functional requirements of external programmer tools |
| V_{DDHV} | High V_{DD} for verify | 5.1 | 5.2 | 5.3 | V | This specification applies to the functional requirements of external programmer tools |
| $V_{DDIWRITE}$ | Supply voltage for flash write operations | 2.70 | – | 5.25 | V | This specification applies to this device when it is executing internal flash writes |
| I_{DDP} | Supply current during programming or verify | – | 5 | 25 | mA | |
| V_{ILP} | Input low voltage during programming or verify | – | – | 0.8 | V | |
| V_{IHP} | Input high voltage during programming or verify | 2.2 | – | – | V | |
| I_{ILP} | Input current when applying V_{ILP} to P1[0] or P1[1] during programming or verify | – | – | 0.2 | mA | Driving internal pull-down resistor |
| I_{IHP} | Input current when applying V_{IHP} to P1[0] or P1[1] during programming or verify | – | – | 1.5 | mA | Driving internal pull-down resistor |
| V_{OLV} | Output low voltage during programming or verify | – | – | $V_{SS} + 0.75$ | V | |
| V_{OHV} | Output high voltage during programming or verify | $V_{DD} - 1.0$ | – | V_{DD} | V | |
| Flash _{ENPB} | Flash endurance (per block) | 50,000 ^[16] | – | – | – | Erase/write cycles per block |
| Flash _{ENT} | Flash endurance (total) ^[17] | 1,800,000 | – | – | – | Erase/write cycles |
| Flash _{DR} | Flash data retention | 10 | – | – | Years | |

DC I²C Specifications

Table 20 lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$, 3.0 V to 3.6 V and $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$, or 2.4 V to 3.0 V and $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$, respectively. Typical parameters apply to 5 V, 3.3 V, or 2.7 V at 25 °C and are for design guidance only.

Table 21. DC I²C Specifications^[18]

| Symbol | Description | Min | Typ | Max | Units | Notes |
|-------------|------------------|---------------------|-----|----------------------|-------|--|
| V_{ILI2C} | Input low level | – | – | $0.3 \times V_{DD}$ | V | $2.4 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$ |
| | | – | – | $0.25 \times V_{DD}$ | V | $4.75 \text{ V} \leq V_{DD} \leq 5.25 \text{ V}$ |
| V_{IHI2C} | Input high level | $0.7 \times V_{DD}$ | – | – | V | $2.4 \text{ V} \leq V_{DD} \leq 5.25 \text{ V}$ |

Notes

16. The 50,000 cycle flash endurance per block is guaranteed if the flash is operating within one voltage range. Voltage ranges are 2.4 V to 3.0 V, 3.0 V to 3.6 V, and 4.75 V to 5.25 V.

17. A maximum of $36 \times 50,000$ block endurance cycles is allowed. This may be balanced between operations on 36×1 blocks of 50,000 maximum cycles each, 36×2 blocks of 25,000 maximum cycles each, or 36×4 blocks of 12,500 maximum cycles each (and so forth to limit the total number of cycles to $36 \times 50,000$ and that no single block ever sees more than 50,000 cycles). For the full industrial range, you must employ a temperature sensor user module (FlashTemp) and feed the result to the temperature argument before writing. Refer to the application note, [Design Aids — Reading and Writing PSoC® Flash – AN2015](#) for more information on Flash APIs.

18. All GPIO meet the DC GPIO V_{IL} and V_{IH} specifications mentioned in section [DC GPIO Specifications on page 18](#). The I²C GPIO pins also meet the mentioned specs.

Table 23. 2.7-V AC Chip-Level Specifications

| Symbol | Description | Min | Typ | Max | Units | Notes |
|-------------------------|--|-------|-----|-------------------------|-------|--|
| F _{IMO12} | IMO frequency for 12 MHz | 11.5 | 12 | 12.7 ^[24,25] | MHz | Trimmed for 2.7 V operation using factory trim values. See Figure 11 on page 16 . SLIMO mode = 1. |
| F _{IMO6} | IMO frequency for 6 MHz | 5.5 | 6 | 6.5 ^[24,25] | MHz | Trimmed for 2.7 V operation using factory trim values. See Figure 11 on page 16 . SLIMO mode = 1. |
| F _{CPU1} | CPU frequency (2.7 V nominal) | 0.093 | 3 | 3.15 ^[24] | MHz | 24 MHz only for SLIMO mode = 0. |
| F _{BLK27} | Digital PSoC block frequency (2.7 V nominal) | 0 | 12 | 12.5 ^[24,25] | MHz | Refer to the section AC Digital Block Specifications on page 26 . |
| F _{32K1} | ILO frequency | 8 | 32 | 96 | kHz | |
| F _{32K_U} | ILO untrimmed frequency | 5 | – | 100 | kHz | After a reset and before the M8C starts to run, the ILO is not trimmed. See the system resets section of the PSoC Technical Reference Manual for details on this timing. |
| t _{XRST} | External reset pulse width | 10 | – | – | μs | |
| DC _{ILO} | ILO duty cycle | 20 | 50 | 80 | % | |
| F _{MAX} | Maximum frequency of signal on row input or row output | – | – | 12.3 | MHz | |
| SR _{POWER_UP} | Power supply slew rate | – | – | 250 | V/ms | V _{DD} slew rate during power-up. |
| t _{POWERUP} | Time from end of POR to CPU executing code | – | 16 | 100 | ms | Power-up from 0 V. See the system resets section of the PSoC Technical Reference Manual . |
| t _{jitter_IMO} | 12-MHz IMO cycle-to-cycle jitter (RMS) ^[26] | – | 400 | 1000 | ps | |
| | 12-MHz IMO long term N cycle-to-cycle jitter (RMS) ^[26] | – | 600 | 1300 | ps | N = 32 |
| | 12-MHz IMO period jitter (RMS) ^[26] | – | 100 | 500 | ps | |

Notes

 24. 2.4 V < V_{DD} < 3.0 V.

 25. Refer to the application note [Adjusting PSoC Microcontroller Trims for Dual Voltage-Range Operation – AN2012](#) for more information on maximum frequency for user modules.

 26. Refer to the application note, [Understanding Datasheet Jitter Specifications for Cypress Timing Products – AN5054](#) for more information on jitter specifications.

AC Digital Block Specifications

Table 28 lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$, 3.0 V to 3.6 V and $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$, or 2.4 V to 3.0 V and $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$, respectively. Typical parameters apply to 5 V, 3.3 V, or 2.7 V at 25 °C and are for design guidance only.

Table 28. 5-V and 3.3-V AC Digital Block Specifications


| Function | Description | Min | Typ | Max | Unit | Notes |
|-------------------|--|--------------------|-----|------|------|---|
| All functions | Block input clock frequency | | | | | |
| | $V_{DD} \geq 4.75\text{ V}$ | – | – | 50.4 | MHz | |
| | $V_{DD} < 4.75\text{ V}$ | – | – | 25.2 | MHz | |
| Timer | Input clock frequency | | | | | |
| | No capture, $V_{DD} \geq 4.75\text{ V}$ | – | – | 50.4 | MHz | |
| | No capture, $V_{DD} < 4.75\text{ V}$ | – | – | 25.2 | MHz | |
| | With capture | – | – | 25.2 | MHz | |
| | Capture pulse width | 50 ^[27] | – | – | ns | |
| Counter | Input clock frequency | | | | | |
| | No enable input, $V_{DD} \geq 4.75\text{ V}$ | – | – | 50.4 | MHz | |
| | No enable input, $V_{DD} < 4.75\text{ V}$ | – | – | 25.2 | MHz | |
| | With enable input | – | – | 25.2 | MHz | |
| | Enable input pulse width | 50 ^[27] | – | – | ns | |
| Dead Band | Kill pulse width | | | | | |
| | Asynchronous restart mode | 20 | – | – | ns | |
| | Synchronous restart mode | 50 ^[27] | – | – | ns | |
| | Disable mode | 50 ^[27] | – | – | ns | |
| | Input clock frequency | | | | | |
| | $V_{DD} \geq 4.75\text{ V}$ | – | – | 50.4 | MHz | |
| | $V_{DD} < 4.75\text{ V}$ | – | – | 25.2 | MHz | |
| CRCPRS (PRS Mode) | Input clock frequency | | | | | |
| | $V_{DD} \geq 4.75\text{ V}$ | – | – | 50.4 | MHz | |
| | $V_{DD} < 4.75\text{ V}$ | – | – | 25.2 | MHz | |
| CRCPRS (CRC Mode) | Input clock frequency | – | – | 25.2 | MHz | |
| SPIM | Input clock frequency | – | – | 8.2 | MHz | The SPI serial clock (SCLK) frequency is equal to the input clock frequency divided by 2. |
| SPIS | Input clock (SCLK) frequency | – | – | 4.1 | MHz | The input clock is the SPI SCLK in SPIS mode. |
| | Width of SS_negated between transmissions | 50 ^[27] | – | – | ns | |
| Transmitter | Input clock frequency | | | | | The baud rate is equal to the input clock frequency divided by 8. |
| | $V_{DD} \geq 4.75\text{ V}$, 2 stop bits | – | – | 50.4 | MHz | |
| | $V_{DD} \geq 4.75\text{ V}$, 1 stop bit | – | – | 25.2 | MHz | |
| | $V_{DD} < 4.75\text{ V}$ | – | – | 25.2 | MHz | |
| Receiver | Input clock frequency | | | | | The baud rate is equal to the input clock frequency divided by 8. |
| | $V_{DD} \geq 4.75\text{ V}$, 2 stop bits | – | – | 50.4 | MHz | |
| | $V_{DD} \geq 4.75\text{ V}$, 1 stop bit | – | – | 25.2 | MHz | |
| | $V_{DD} < 4.75\text{ V}$ | – | – | 25.2 | MHz | |

Note

27. 50 ns minimum input pulse width is based on the input synchronizers running at 24 MHz (42 ns nominal period).

Table 35. 2.7-V AC Characteristics of the I²C SDA and SCL Pins (Fast Mode Not Supported)

| Symbol | Description | Standard Mode | | Fast Mode | | Units |
|----------------|--|---------------|-----|-----------|-----|---------|
| | | Min | Max | Min | Max | |
| $F_{SCL I2C}$ | SCL clock frequency | 0 | 100 | – | – | kHz |
| $t_{HDSTAI2C}$ | Hold time (repeated) START Condition. After this period, the first clock pulse is generated. | 4.0 | – | – | – | μ s |
| t_{LOWI2C} | Low period of the SCL clock | 4.7 | – | – | – | μ s |
| $t_{HIGHI2C}$ | High period of the SCL clock | 4.0 | – | – | – | μ s |
| $t_{SUSTAI2C}$ | Setup time for a repeated START condition | 4.7 | – | – | – | μ s |
| $t_{HDDATI2C}$ | Data hold time | 0 | – | – | – | μ s |
| $t_{SUDATI2C}$ | Data setup time | 250 | – | – | – | ns |
| $t_{SUSTOI2C}$ | Setup time for STOP condition | 4.0 | – | – | – | μ s |
| t_{BUFI2C} | Bus free time between a STOP and START condition | 4.7 | – | – | – | μ s |
| t_{SPI2C} | Pulse width of spikes are suppressed by the input filter. | – | – | – | – | ns |

Figure 14. Definition for Timing for Fast/Standard Mode on the I²C Bus


Packaging Information



This section illustrates the packaging specifications for the CY8C21x23 PSoC device, along with the thermal impedances for each package and minimum solder reflow peak temperature.

Important Note Emulation tools may require a larger area on the target PCB than the chip's footprint. For a detailed description of the emulation tools' dimensions, refer to the emulator pod drawings at <http://www.cypress.com>.

Packaging Dimensions

Figure 15. 8-pin SOIC (150 Mils) S0815/SZ815/SW815 Package Outline, 51-85066

8 Lead (150 Mil) SOIC – S08



1. DIMENSIONS IN INCHES[MM] MIN. MAX.
2. PIN 1 ID IS OPTIONAL, ROUND ON SINGLE LEADFRAME RECTANGULAR ON MATRIX LEADFRAME
3. REFERENCE JEDEC MS-012
4. PACKAGE WEIGHT 0.07gms

| PART # | |
|---------|---------------|
| S08.15 | STANDARD PKG |
| SZ08.15 | LEAD FREE PKG |
| SW8.15 | LEAD FREE PKG |

51-85066 *H

Acronyms

Acronyms Used

Table 39 lists the acronyms that are used in this document.

Table 39. Acronyms Used in this Datasheet

| Acronym | Description | Acronym | Description |
|---------|---|---------|---|
| AC | alternating current | PCB | printed circuit board |
| ADC | analog-to-digital converter | PGA | programmable gain amplifier |
| API | application programming interface | POR | power on reset |
| CMOS | complementary metal oxide semiconductor | PPOR | precision power on reset |
| CPU | central processing unit | PRS | pseudo-random sequence |
| CRC | cyclic redundancy check | PSoC® | Programmable System-on-Chip |
| CT | continuous time | PWM | pulse width modulator |
| DAC | digital-to-analog converter | QFN | quad flat no leads |
| DC | direct current | SC | switched capacitor |
| EEPROM | electrically erasable programmable read-only memory | SLIMO | slow IMO |
| GPIO | general purpose I/O | SMP | switch mode pump |
| ICE | in-circuit emulator | SOIC | small-outline integrated circuit |
| IDE | integrated development environment | SPI™ | serial peripheral interface |
| ILO | internal low speed oscillator | SRAM | static random access memory |
| IMO | internal main oscillator | SROM | supervisory read only memory |
| I/O | input/output | SSOP | shrink small-outline package |
| IrDA | infrared data association | UART | universal asynchronous receiver / transmitter |
| ISSP | in-system serial programming | USB | universal serial bus |
| LVD | low voltage detect | WDT | watchdog timer |
| MCU | microcontroller unit | XRES | external reset |
| MIPS | million instructions per second | | |

Reference Documents

CY8CPLC20, CY8CLED16P01, CY8C29x66, CY8C27x43, CY8C24x94, CY8C24x23, CY8C24x23A, CY8C22x13, CY8C21x34, CY8C21x23, CY7C64215, CY7C603xx, CY8CNP1xx, and CYWUSB6953 PSoC® Programmable System-on-Chip Technical Reference Manual (TRM) (001-14463)

Design Aids – Reading and Writing PSoC® Flash – AN2015 (001-40459)

Adjusting PSoC® Trims for 3.3 V and 2.7 V Operation – AN2012 (001-17397)

Understanding Datasheet Jitter Specifications for Cypress Timing Products – AN5054 (001-14503)

Application Notes for Surface Mount Assembly of Amkor's MicroLeadFrame (MLF) Packages – available at <http://www.amkor.com>.

Glossary (continued)

| | |
|-------------------------------|--|
| bias | <ol style="list-style-type: none"> 1. A systematic deviation of a value from a reference value. 2. The amount by which the average of a set of values departs from a reference value. 3. The electrical, mechanical, magnetic, or other force (field) applied to a device to establish a reference level to operate the device. |
| block | <ol style="list-style-type: none"> 1. A functional unit that performs a single function, such as an oscillator. 2. A functional unit that may be configured to perform one of several functions, such as a digital PSoC block or an analog PSoC block. |
| buffer | <ol style="list-style-type: none"> 1. A storage area for data that is used to compensate for a speed difference, when transferring data from one device to another. Usually refers to an area reserved for IO operations, into which data is read, or from which data is written. 2. A portion of memory set aside to store data, often before it is sent to an external device or as it is received from an external device. 3. An amplifier used to lower the output impedance of a system. |
| bus | <ol style="list-style-type: none"> 1. A named connection of nets. Bundling nets together in a bus makes it easier to route nets with similar routing patterns. 2. A set of signals performing a common function and carrying similar data. Typically represented using vector notation; for example, address[7:0]. 3. One or more conductors that serve as a common connection for a group of related devices. |
| clock | The device that generates a periodic signal with a fixed frequency and duty cycle. A clock is sometimes used to synchronize different logic blocks. |
| comparator | An electronic circuit that produces an output voltage or current whenever two input levels simultaneously satisfy predetermined amplitude requirements. |
| compiler | A program that translates a high level language, such as C, into machine language. |
| configuration space | In PSoC devices, the register space accessed when the XIO bit, in the CPU_F register, is set to '1'. |
| crystal oscillator | An oscillator in which the frequency is controlled by a piezoelectric crystal. Typically a piezoelectric crystal is less sensitive to ambient temperature than other circuit components. |
| cyclic redundancy check (CRC) | A calculation used to detect errors in data communications, typically performed using a linear feedback shift register. Similar calculations may be used for a variety of other purposes such as data compression. |
| data bus | A bi-directional set of signals used by a computer to convey information from a memory location to the central processing unit and vice versa. More generally, a set of signals used to convey data between digital functions. |
| debugger | A hardware and software system that allows you to analyze the operation of the system under development. A debugger usually allows the developer to step through the firmware one step at a time, set break points, and analyze memory. |
| dead band | A period of time when neither of two or more signals are in their active state or in transition. |
| digital blocks | The 8-bit logic blocks that can act as a counter, timer, serial receiver, serial transmitter, CRC generator, pseudo-random number generator, or SPI. |
| digital-to-analog (DAC) | A device that changes a digital signal to an analog signal of corresponding magnitude. The analog-to-digital (ADC) converter performs the reverse operation. |

Glossary (continued)

| | |
|---------------------------------|---|
| duty cycle | The relationship of a clock period high time to its low time, expressed as a percent. |
| emulator | Duplicates (provides an emulation of) the functions of one system with a different system, so that the second system appears to behave like the first system. |
| External Reset (XRES) | An active high signal that is driven into the PSoC device. It causes all operation of the CPU and blocks to stop and return to a pre-defined state. |
| Flash | An electrically programmable and erasable, non-volatile technology that provides you the programmability and data storage of EPROMs, plus in-system erasability. Non-volatile means that the data is retained when power is OFF. |
| Flash block | The smallest amount of Flash ROM space that may be programmed at one time and the smallest amount of Flash space that may be protected. A Flash block holds 64 bytes. |
| frequency | The number of cycles or events per unit of time, for a periodic function. |
| gain | The ratio of output current, voltage, or power to input current, voltage, or power, respectively. Gain is usually expressed in dB. |
| I ² C | A two-wire serial computer bus by Philips Semiconductors (now NXP Semiconductors). I2C is an Inter-Integrated Circuit. It is used to connect low-speed peripherals in an embedded system. The original system was created in the early 1980s as a battery control interface, but it was later used as a simple internal bus system for building control electronics. I2C uses only two bi-directional pins, clock and data, both running at +5 V and pulled high with resistors. The bus operates at 100 kbits/second in standard mode and 400 kbits/second in fast mode. |
| ICE | The in-circuit emulator that allows you to test the project in a hardware environment, while viewing the debugging device activity in a software environment (PSoC Designer). |
| input/output (I/O) | A device that introduces data into or extracts data from a system. |
| interrupt | A suspension of a process, such as the execution of a computer program, caused by an event external to that process, and performed in such a way that the process can be resumed. |
| interrupt service routine (ISR) | A block of code that normal code execution is diverted to when the M8C receives a hardware interrupt. Many interrupt sources may each exist with its own priority and individual ISR code block. Each ISR code block ends with the RETI instruction, returning the device to the point in the program where it left normal program execution. |
| jitter | <ol style="list-style-type: none"> 1. A misplacement of the timing of a transition from its ideal position. A typical form of corruption that occurs on serial data streams. 2. The abrupt and unwanted variations of one or more signal characteristics, such as the interval between successive pulses, the amplitude of successive cycles, or the frequency or phase of successive cycles. |
| low-voltage detect (LVD) | A circuit that senses V_{DD} and provides an interrupt to the system when V_{DD} falls lower than a selected threshold. |
| M8C | An 8-bit Harvard-architecture microprocessor. The microprocessor coordinates all activity inside a PSoC by interfacing to the Flash, SRAM, and register space. |
| master device | A device that controls the timing for data exchanges between two devices. Or when devices are cascaded in width, the master device is the one that controls the timing for data exchanges between the cascaded devices and an external interface. The controlled device is called the slave device . |

Errata

This section describes the errata for the CY8C21x23 PSoC® programmable system-on-chip family. Details include errata trigger conditions, scope of impact, available workarounds, and silicon revision applicability.

Contact your local Cypress Sales Representative if you have questions.

Part Numbers Affected

| Part Number | Ordering Information |
|-------------|----------------------|
| CY8C21123 | CY8C21123-24SXI |
| | CY8C21123-24SXIT |
| | CY8C21223-24SXI |
| | CY8C21223-24SXIT |
| | CY8C21323-24PVXI |
| | CY8C21323-24PVXIT |
| | CY8C21323-24LFXI |
| | CY8C21323-24LFXIT |
| | CY8C21323-24LQXI |
| | CY8C21323-24LQXIT |

CY8C21123 Qualification Status

Product Status: Production

CY8C21123 Errata Summary

The following table defines the errata applicability to available CY8C21123 family devices. An "X" indicates that the errata pertains to the selected device.

Note Errata items, in the table below, are hyperlinked. Click on any item entry to jump to its description.

| Items | Part Number | Silicon Revision | Fix Status |
|---|-------------|------------------|--|
| [1.] Internal Main Oscillator (IMO) Tolerance Deviation at Temperature Extremes | CY8C21123 | A | No silicon fix is planned. Workaround is required. |

1. Internal Main Oscillator (IMO) Tolerance Deviation at Temperature Extremes

■ Problem Definition

Asynchronous Digital Communications Interfaces may fail framing beyond 0 to 70 °C. This problem does not affect end-product usage between 0 and 70 °C.

■ Parameters Affected

The IMO frequency tolerance. The worst case deviation when operated below 0 °C and above +70 °C and within the upper and lower datasheet temperature range is ±5%.

■ Trigger Condition(S)

The asynchronous Rx/Tx clock source IMO frequency tolerance may deviate beyond the data sheet limit of ±2.5% when operated beyond the temperature range of 0 to +70 °C.

■ Scope of Impact

This problem may affect UART, IrDA, and FSK implementations.

■ Workaround

Implement a quartz crystal stabilized clock source on at least one end of the asynchronous digital communications interface.

■ Fix Status

No silicon fix is planned. The workaround mentioned above should be used.