



Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

Product Status	Active
Core Processor	M8C
Core Size	8-Bit
Speed	24MHz
Connectivity	I <sup>2</sup> C, SPI, UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	16
Program Memory Size	4KB (4K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	2.4V ~ 5.25V
Data Converters	A/D 8x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	20-SSOP (0.209", 5.30mm Width)
Supplier Device Package	20-SSOP
Purchase URL	<a href="https://www.e-xfl.com/product-detail/infineon-technologies/cy8c21323-24pvxi">https://www.e-xfl.com/product-detail/infineon-technologies/cy8c21323-24pvxi</a>

## PSoC Functional Overview

The PSoC family consists of many programmable system-on-chip controller devices. These devices are designed to replace multiple traditional MCU-based system components with a low cost single-chip programmable component. A PSoC device includes configurable blocks of analog and digital logic, and programmable interconnect. This architecture allows you to create customized peripheral configurations, to match the requirements of each individual application. Additionally, a fast CPU, Flash program memory, SRAM data memory, and configurable I/O are included in a range of convenient pinouts.

The PSoC architecture, as shown in [Figure 1](#), consists of four main areas: the Core, the System Resources, the Digital System, and the Analog System. Configurable global bus resources allow the combining of all device resources into a complete custom system. Each PSoC device includes four digital blocks. Depending on the PSoC package, up to two analog comparators and up to 16 GPIO are also included. The GPIO provide access to the global digital and analog interconnects.

### PSoC Core

The PSoC Core is a powerful engine that supports a rich instruction set. It encompasses SRAM for data storage, an interrupt controller, sleep and watchdog timers, and internal main oscillator (IMO), and internal low-speed oscillator (ILO). The CPU core, called the M8C, is a powerful processor with speeds up to 24 MHz. The M8C is a four MIPS 8-bit Harvard-architecture microprocessor.

System Resources provide additional capability, such as digital clocks or I<sup>2</sup>C functionality for implementing an I<sup>2</sup>C master, slave, MultiMaster, an internal voltage reference that provides an absolute value of 1.3 V to a number of PSoC subsystems, an SMP that generates normal operating voltages off a single battery cell, and various system resets supported by the M8C.

The digital system consists of an array of digital PSoC blocks, which can be configured into any number of digital peripherals. The digital blocks can be connected to the GPIO through a series of global bus that can route any signal to any pin. This frees designs from the constraints of a fixed peripheral controller.

The analog system consists of four analog PSoC blocks, supporting comparators and analog-to-digital conversion up to 10 bits of precision.

### Digital System


The digital system consists of four digital PSoC blocks. Each block is an 8-bit resource that can be used alone or combined with other blocks to form 8, 16, 24, and 32-bit peripherals, which are called user modules. Digital peripheral configurations include:

- PWMs (8- and 16-bit)
- PWMs with dead band (8- and 16-bit)
- Counters (8- to 32-bit)
- Timers (8- to 32-bit)
- UART 8-bit with selectable parity (up to two)
- SPI master and slave
- I<sup>2</sup>C slave, master, multi-master (one available as a system resource)
- Cyclical redundancy checker/generator (8-bit)
- IrDA (up to two)
- Pseudo random sequence generators (8- to 32-bit)

The digital blocks can be connected to any GPIO through a series of global bus that can route any signal to any pin. The busses also allow for signal multiplexing and performing logic operations. This configurability frees your designs from the constraints of a fixed peripheral controller.

Digital blocks are provided in rows of four, where the number of blocks varies by PSoC device family. This provides an optimum choice of system resources for your application. Family resources are shown in [Table 1 on page 5](#).

**Figure 1. Digital System Block Diagram**



## PSoC Device Characteristics

Depending on your PSoC device characteristics, the digital and analog systems can have 16, 8, or 4 digital blocks, and 12, 6, or 4 analog blocks. Table 1 lists the resources available for specific PSoC device groups. The PSoC device covered by this datasheet is highlighted.

**Table 1. PSoC Device Characteristics**

PSoC Part Number	Digital I/O	Digital Rows	Digital Blocks	Analog Inputs	Analog Outputs	Analog Columns	Analog Blocks	SRAM Size	Flash Size
CY8C29x66	up to 64	4	16	up to 12	4	4	12	2 K	32 K
CY8C28xxx	up to 44	up to 3	up to 12	up to 44	up to 4	up to 6	up to 12 + 4 <sup>[1]</sup>	1 K	16 K
CY8C27x43	up to 44	2	8	up to 12	4	4	12	256	16 K
CY8C24x94	up to 56	1	4	up to 48	2	2	6	1 K	16 K
CY8C24x23A	up to 24	1	4	up to 12	2	2	6	256	4 K
CY8C23x33	up to 26	1	4	up to 12	2	2	4	256	8 K
CY8C22x45	up to 38	2	8	up to 38	0	4	6 <sup>[1]</sup>	1 K	16 K
CY8C21x45	up to 24	1	4	up to 24	0	4	6 <sup>[1]</sup>	512	8 K
CY8C21x34	up to 28	1	4	up to 28	0	2	4 <sup>[1]</sup>	512	8 K
CY8C21x23	up to 16	1	4	up to 8	0	2	4 <sup>[1]</sup>	256	4 K
CY8C20x34	up to 28	0	0	up to 28	0	0	3 <sup>[1,2]</sup>	512	8 K
CY8C20xx6	up to 36	0	0	up to 36	0	0	3 <sup>[1,2]</sup>	up to 2 K	up to 32 K

## Getting Started

The quickest way to understand PSoC silicon is to read this datasheet and then use the PSoC Designer Integrated Development Environment (IDE). This datasheet is an overview of the PSoC integrated circuit and presents specific pin, register, and electrical specifications.

For in depth information, along with detailed programming details, see the [Technical Reference Manual](#) for this PSoC device.

For up to date ordering, packaging, and electrical specification information, see the latest PSoC device datasheets on the web at <http://www.cypress.com>.

## Application Notes

Application notes are an excellent introduction to the wide variety of possible PSoC designs. They can be found at <http://www.cypress.com>.

## Development Kits

PSoC Development Kits are available online from Cypress at <http://www.cypress.com> and through a growing number of regional and global distributors, which include Arrow, Avnet, Digi-Key, Farnell, Future Electronics, and Newark.

## Training

Free PSoC technical training (on demand, webinars, and workshops) is available online at <http://www.cypress.com>. The training covers a wide variety of topics and skill levels to assist you in your designs.

## CYPros Consultants

Certified PSoC Consultants offer everything from technical assistance to completed PSoC designs. To contact or become a PSoC Consultant go to <http://www.cypress.com> and refer to CYPros Consultants.

## Solutions Library

Visit our growing library of solution focused designs at <http://www.cypress.com>. Here you can find various application designs that include firmware and hardware design files that enable you to complete your designs quickly.

## Technical Support

For assistance with technical issues, search KnowledgeBase articles and forums at <http://www.cypress.com>. If you cannot find an answer to your question, call technical support at 1-800-541-4736.

### Notes

1. Limited analog functionality.
2. Two analog blocks and one CapSense®.

## Development Tool Selection

### Software

#### *PSoC Designer*

At the core of the PSoC development software suite is PSoC Designer. Utilized by thousands of PSoC developers, this robust software has been facilitating PSoC designs for years. PSoC Designer is available free of charge at <http://www.cypress.com>. PSoC Designer comes with a free C compiler.

#### **PSoC Designer Software Subsystems**

You choose a base device to work with and then select different onboard analog and digital components called user modules that use the PSoC blocks. Examples of user modules are ADCs, DACs, Amplifiers, and Filters. You configure the user modules for your chosen application and connect them to each other and to the proper pins. Then you generate your project. This prepopulates your project with APIs and libraries that you can use to program your application.

The tool also supports easy development of multiple configurations and dynamic reconfiguration. Dynamic reconfiguration allows for changing configurations at run time. Code Generation Tools PSoC Designer supports multiple third-party C compilers and assemblers. The code generation tools work seamlessly within the PSoC Designer interface and have been tested with a full range of debugging tools. The choice is yours.

**Assemblers.** The assemblers allow assembly code to be merged seamlessly with C code. Link libraries automatically use absolute addressing or are compiled in relative mode, and linked with other software modules to get absolute addressing.

**C Language Compilers.** C language compilers are available that support the PSoC family of devices. The products allow you to create complete C programs for the PSoC family devices. The optimizing C compilers provide all the features of C tailored to the PSoC architecture. They come complete with embedded libraries providing port and bus operations, standard keypad and display support, and extended math functionality.

#### *Debugger*

PSoC Designer has a debug environment that provides hardware in-circuit emulation, allowing you to test the program in a physical system while providing an internal view of the PSoC device. Debugger commands allow the designer to read and program and read and write data memory, read and write I/O registers, read and write CPU registers, set and clear break-points, and provide program run, halt, and step control. The debugger also allows the designer to create a trace buffer of registers and memory locations of interest.

#### *In-Circuit Emulator*

A low cost, high functionality In-Circuit Emulator (ICE) is available for development support. This hardware has the capability to program single devices. The emulator consists of a base unit that connects to the PC by way of a USB port. The base unit is universal and operates with all PSoC devices. Emulation pods for each device family are available separately. The emulation pod takes the place of the PSoC device in the target board and performs full speed (24MHz) operation.

Standard Cypress PSoC IDE tools are available for debugging the CY8C20x36A/66A family of parts. However, the additional trace length and a minimal ground plane in the Flex-Pod can create noise problems that make it difficult to debug the design. A custom bonded On-Chip Debug (OCD) device is available in a 48-pin QFN package. The OCD device is recommended for debugging designs that have high current and/or high analog accuracy requirements. The QFN package is compact and is connected to the ICE through a high density connector.

#### *PSoC Programmer*

Flexible enough to be used on the bench in development, yet suitable for factory programming, PSoC Programmer works either as a standalone programming application or it can operate directly from PSoC Designer. PSoC Programmer software is compatible with both PSoC ICE-Cube in-circuit emulator and PSoC MiniProg. PSoC programmer is available free of charge at <http://www.cypress.com/psocprogrammer>.


## 20-Pin Part Pinout

**Table 5. Pin Definitions – CY8C21323 20-Pin SSOP**

Pin No.	Type		Pin Name	Description
	Digital	Analog		
1	I/O	I	P0[7]	Analog column mux input
2	I/O	I	P0[5]	Analog column mux input
3	I/O	I	P0[3]	Analog column mux input
4	I/O	I	P0[1]	Analog column mux input
5	Power		V <sub>SS</sub>	Ground connection <sup>[6]</sup>
6	I/O		P1[7]	I <sup>2</sup> C SCL
7	I/O		P1[5]	I <sup>2</sup> C SDA
8	I/O		P1[3]	
9	I/O		P1[1]	I <sup>2</sup> C SCL, ISSP-SCLK <sup>[7]</sup>
10	Power		V <sub>SS</sub>	Ground connection <sup>[6]</sup>
11	I/O		P1[0]	I <sup>2</sup> C SDA, ISSP-SDATA <sup>[7]</sup>
12	I/O		P1[2]	
13	I/O		P1[4]	Optional EXTCLK input
14	I/O		P1[6]	
15	Input		XRES	Active high external reset with internal pull-down
16	I/O	I	P0[0]	Analog column mux input
17	I/O	I	P0[2]	Analog column mux input
18	I/O	I	P0[4]	Analog column mux input
19	I/O	I	P0[6]	Analog column mux input
20	Power		V <sub>DD</sub>	Supply voltage

**LEGEND** A = Analog, I = Input, and O = Output.

**Figure 6. CY8C21323 20-Pin SSOP**



### Notes

- All V<sub>SS</sub> pins should be brought out to one common GND plane.
- These are the ISSP pins, which are not high Z at POR (power on reset). See the [PSoC Technical Reference Manual](#) for details.

## Register Reference

This section lists the registers of the CY8C21x23 PSoC device. For detailed register information, refer the [PSoC Technical Reference Manual](#).

### Register Conventions

The register conventions specific to this section are listed in the following table.

**Table 7. Register Conventions**

Convention	Description
R	Read register or bit(s)
W	Write register or bit(s)
L	Logical register or bit(s)
C	Clearable register or bit(s)
#	Access is bit specific

### Register Mapping Tables

The PSoC device has a total register address space of 512 bytes. The register space is referred to as I/O space and is divided into two banks. The XOI bit in the Flag register (CPU\_F) determines the bank you are currently in. When the XOI bit is set, you are in Bank 1.

**Note** In the following register mapping tables, blank fields are Reserved and must not be accessed.

**Table 9. Register Map Bank 1 Table: Configuration Space (continued)**

Name	Addr (1,Hex)	Access	Name	Addr (1,Hex)	Access	Name	Addr (1,Hex)	Access	Name	Addr (1,Hex)	Access
	1C			5C			9C			DC	
	1D			5D			9D		OSC_GO_EN	DD	RW
	1E			5E			9E		OSC_CR4	DE	RW
	1F			5F			9F		OSC_CR3	DF	RW
DBB00FN	20	RW	CLK_CR0	60	RW		A0		OSC_CR0	E0	RW
DBB00IN	21	RW	CLK_CR1	61	RW		A1		OSC_CR1	E1	RW
DBB00OU	22	RW	ABF_CR0	62	RW		A2		OSC_CR2	E2	RW
	23		AMD_CR0	63	RW		A3		VLT_CR	E3	RW
DBB01FN	24	RW	CMP_GO_EN	64	RW		A4		VLT_CMP	E4	R
DBB01IN	25	RW		65			A5		ADC0_TR	E5	RW
DBB01OU	26	RW	AMD_CR1	66	RW		A6		ADC1_TR	E6	RW
	27		ALT_CR0	67	RW		A7			E7	
DCB02FN	28	RW		68			A8		IMO_TR	E8	W
DCB02IN	29	RW		69			A9		ILO_TR	E9	W
DCB02OU	2A	RW		6A			AA		BDG_TR	EA	RW
	2B		CLK_CR3	6B	RW		AB		ECO_TR	EB	W
DCB03FN	2C	RW	TMP_DR0	6C	RW		AC			EC	
DCB03IN	2D	RW	TMP_DR1	6D	RW		AD			ED	
DCB03OU	2E	RW	TMP_DR2	6E	RW		AE			EE	
	2F		TMP_DR3	6F	RW		AF			EF	
	30			70		RDIOI	B0	RW		F0	
	31			71		RDIO SYN	B1	RW		F1	
	32		ACE00CR1	72	RW	RDIOIS	B2	RW		F2	
	33		ACE00CR2	73	RW	RDIO LT0	B3	RW		F3	
	34			74		RDIO LT1	B4	RW		F4	
	35			75		RDIO RO0	B5	RW		F5	
	36		ACE01CR1	76	RW	RDIO RO1	B6	RW		F6	
	37		ACE01CR2	77	RW		B7		CPU_F	F7	RL
	38			78			B8			F8	
	39			79			B9			F9	
	3A			7A			BA		FLS_PR1	FA	RW
	3B			7B			BB			FB	
	3C			7C			BC			FC	
	3D			7D			BD			FD	
	3E			7E			BE		CPU_SCR1	FE	#
	3F			7F			BF		CPU_SCR0	FF	#

Blank fields are Reserved and must not be accessed.

# Access is bit specific.

## Operating Temperature

**Table 11. Operating Temperature**

Symbol	Description	Min	Typ	Max	Units	Notes
$T_A$	Ambient temperature	-40	–	+85	°C	
$T_J$	Junction temperature	-40	–	+100	°C	The temperature rise from ambient to junction is package specific. See <a href="#">Table 36 on page 35</a> . You must limit the power consumption to comply with this requirement.

## DC Electrical Characteristics

### DC Chip-Level Specifications

[Table 12](#) lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40\text{ }^{\circ}\text{C} \leq T_A \leq 85\text{ }^{\circ}\text{C}$ , 3.0 V to 3.6 V and  $-40\text{ }^{\circ}\text{C} \leq T_A \leq 85\text{ }^{\circ}\text{C}$ , or 2.4 V to 3.0 V and  $-40\text{ }^{\circ}\text{C} \leq T_A \leq 85\text{ }^{\circ}\text{C}$ , respectively. Typical parameters apply to 5 V, 3.3 V, or 2.7 V at 25 °C and are for design guidance only.

**Table 12. DC Chip-Level Specifications**

Symbol	Description	Min	Typ	Max	Units	Notes
$V_{DD}$	Supply voltage	2.40	–	5.25	V	See DC POR and LVD specifications, <a href="#">Table 19 on page 21</a> .
$I_{DD}$	Supply current, IMO = 24 MHz	–	3	4	mA	Conditions are $V_{DD} = 5.0\text{ V}$ , 25 °C, CPU = 3 MHz, SYSClk doubler disabled. VC1 = 1.5 MHz VC2 = 93.75 kHz VC3 = 0.366 kHz
$I_{DD3}$	Supply current, IMO = 6 MHz	–	1.2	2	mA	Conditions are $V_{DD} = 3.3\text{ V}$ , 25 °C, CPU = 3 MHz, clock doubler disabled. VC1 = 375 kHz VC2 = 23.4 kHz VC3 = 0.091 kHz
$I_{DD27}$	Supply current, IMO = 6 MHz	–	1.1	1.5	mA	Conditions are $V_{DD} = 2.55\text{ V}$ , 25 °C, CPU = 3 MHz, clock doubler disabled. VC1 = 375 kHz VC2 = 23.4 kHz VC3 = 0.091 kHz
$I_{SB27}$	Sleep (mode) current with POR, LVD, sleep timer, WDT, and internal slow oscillator active. Mid temperature range.	–	2.6	4	μA	$V_{DD} = 2.55\text{ V}$ , 0 °C to 40 °C
$I_{SB}$	Sleep (mode) current with POR, LVD, sleep timer, WDT, and internal slow oscillator active.	–	2.8	5	μA	$V_{DD} = 3.3\text{ V}$ , $-40\text{ }^{\circ}\text{C} \leq T_A \leq 85\text{ }^{\circ}\text{C}$
$V_{REF}$	Reference voltage (bandgap)	1.28	1.30	1.32	V	Trimmed for appropriate $V_{DD}$ . $V_{DD} = 3.0\text{ V to }5.25\text{ V}$
$V_{REF27}$	Reference voltage (bandgap)	1.16	1.30	1.330	V	Trimmed for appropriate $V_{DD}$ . $V_{DD} = 2.4\text{ V to }3.0\text{ V}$
AGND	Analog ground	$V_{REF} - 0.003$	$V_{REF}$	$V_{REF} + 0.003$	V	



### DC Programming Specifications

Table 20 lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , 3.0 V to 3.6 V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , or 2.4 V to 3.0 V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , respectively. Typical parameters apply to 5 V, 3.3 V, or 2.7 V at 25 °C and are for design guidance only.

**Table 20. DC Programming Specifications**

Symbol	Description	Min	Typ	Max	Units	Notes
$V_{DDP}$	$V_{DD}$ for programming and erase	4.5	5.0	5.5	V	This specification applies to the functional requirements of external programmer tools
$V_{DDL\text{V}}$	Low $V_{DD}$ for verify	2.4	2.5	2.6	V	This specification applies to the functional requirements of external programmer tools
$V_{DDH\text{V}}$	High $V_{DD}$ for verify	5.1	5.2	5.3	V	This specification applies to the functional requirements of external programmer tools
$V_{DDI\text{WRITE}}$	Supply voltage for flash write operations	2.70	–	5.25	V	This specification applies to this device when it is executing internal flash writes
$I_{DDP}$	Supply current during programming or verify	–	5	25	mA	
$V_{ILP}$	Input low voltage during programming or verify	–	–	0.8	V	
$V_{IHP}$	Input high voltage during programming or verify	2.2	–	–	V	
$I_{ILP}$	Input current when applying $V_{ILP}$ to P1[0] or P1[1] during programming or verify	–	–	0.2	mA	Driving internal pull-down resistor
$I_{IHP}$	Input current when applying $V_{IHP}$ to P1[0] or P1[1] during programming or verify	–	–	1.5	mA	Driving internal pull-down resistor
$V_{OLV}$	Output low voltage during programming or verify	–	–	$V_{SS} + 0.75$	V	
$V_{OHV}$	Output high voltage during programming or verify	$V_{DD} - 1.0$	–	$V_{DD}$	V	
Flash <sub>ENPB</sub>	Flash endurance (per block)	50,000 <sup>[16]</sup>	–	–	–	Erase/write cycles per block
Flash <sub>ENT</sub>	Flash endurance (total) <sup>[17]</sup>	1,800,000	–	–	–	Erase/write cycles
Flash <sub>DR</sub>	Flash data retention	10	–	–	Years	

### DC I<sup>2</sup>C Specifications

Table 20 lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , 3.0 V to 3.6 V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , or 2.4 V to 3.0 V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , respectively. Typical parameters apply to 5 V, 3.3 V, or 2.7 V at 25 °C and are for design guidance only.

**Table 21. DC I<sup>2</sup>C Specifications<sup>[18]</sup>**

Symbol	Description	Min	Typ	Max	Units	Notes
$V_{ILI2C}$	Input low level	–	–	$0.3 \times V_{DD}$	V	$2.4 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$
		–	–	$0.25 \times V_{DD}$	V	$4.75 \text{ V} \leq V_{DD} \leq 5.25 \text{ V}$
$V_{IHI2C}$	Input high level	$0.7 \times V_{DD}$	–	–	V	$2.4 \text{ V} \leq V_{DD} \leq 5.25 \text{ V}$

#### Notes

16. The 50,000 cycle flash endurance per block is guaranteed if the flash is operating within one voltage range. Voltage ranges are 2.4 V to 3.0 V, 3.0 V to 3.6 V, and 4.75 V to 5.25 V.

17. A maximum of  $36 \times 50,000$  block endurance cycles is allowed. This may be balanced between operations on  $36 \times 1$  blocks of 50,000 maximum cycles each,  $36 \times 2$  blocks of 25,000 maximum cycles each, or  $36 \times 4$  blocks of 12,500 maximum cycles each (and so forth to limit the total number of cycles to  $36 \times 50,000$  and that no single block ever sees more than 50,000 cycles). For the full industrial range, you must employ a temperature sensor user module (FlashTemp) and feed the result to the temperature argument before writing. Refer to the application note, [Design Aids — Reading and Writing PSoC® Flash – AN2015](#) for more information on Flash APIs.

18. All GPIO meet the DC GPIO  $V_{IL}$  and  $V_{IH}$  specifications mentioned in section [DC GPIO Specifications on page 18](#). The I<sup>2</sup>C GPIO pins also meet the mentioned specs.

## AC Electrical Characteristics

### AC Chip-Level Specifications

Table 22 lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , 3.0 V to 3.6 V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , or 2.4 V to 3.0 V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , respectively. Typical parameters apply to 5 V, 3.3 V, or 2.7 V at 25 °C and are for design guidance only.

**Table 22. 5-V and 3.3-V AC Chip-Level Specifications**

Symbol	Description	Min	Typ	Max	Units	Notes
$F_{\text{IMO24}}^{[19]}$	IMO frequency for 24 MHz	22.8	24	25.2 <sup>[20,21]</sup>	MHz	Trimmed for 5 V or 3.3 V operation using factory trim values. Refer to <a href="#">Figure 11 on page 16</a> . SLIMO mode = 0.
$F_{\text{IMO6}}$	IMO frequency for 6 MHz	5.5	6	6.5 <sup>[20,21]</sup>	MHz	Trimmed for 3.3 V operation using factory trim values. See <a href="#">Figure 11 on page 16</a> . SLIMO mode = 1.
$F_{\text{CPU1}}$	CPU frequency (5 V nominal)	0.0937	24	24.6 <sup>[20]</sup>	MHz	12 MHz only for SLIMO mode = 0.
$F_{\text{CPU2}}$	CPU frequency (3.3 V nominal)	0.0937	12	12.3 <sup>[21]</sup>	MHz	SLIMO Mode = 0.
$F_{\text{BLK5}}$	Digital PSoC block frequency (5 V nominal)	0	48	49.2 <sup>[20,22]</sup>	MHz	Refer to the section <a href="#">AC Digital Block Specifications on page 26</a> .
$F_{\text{BLK33}}$	Digital PSoC block frequency (3.3 V nominal)	0	24	24.6 <sup>[22]</sup>	MHz	
$F_{\text{32K1}}$	ILO frequency	15	32	64	kHz	
$F_{\text{32K_U}}$	ILO untrimmed frequency	5	—	100	kHz	After a reset and before the M8C starts to run, the ILO is not trimmed. See the system resets section of the <a href="#">PSoC Technical Reference Manual</a> for details on this timing.
$t_{\text{XRST}}$	External reset pulse width	10	—	—	μs	
DC24M	24 MHz duty cycle	40	50	60	%	
DCILO	ILO duty cycle	20	50	80	%	
Step24M	24 MHz trim step size	—	50	—	kHz	
$F_{\text{out48M}}$	48 MHz output frequency	46.8	48.0	49.2 <sup>[20,21]</sup>	MHz	Trimmed. Using factory trim values.
$F_{\text{MAX}}$	Maximum frequency of signal on row input or row output.	—	—	12.3	MHz	
$SR_{\text{POWER\_UP}}$	Power supply slew rate	—	—	250	V/ms	$V_{\text{DD}}$ slew rate during power-up.
$t_{\text{POWERUP}}$	Time from end of POR to CPU executing code	—	16	100	ms	Power-up from 0 V. See the system resets section of the <a href="#">PSoC Technical Reference Manual</a> .
$t_{\text{jit\_IMO}}$	24-MHz IMO cycle-to-cycle jitter (RMS) <sup>[23]</sup>	—	200	700	ps	
	24-MHz IMO long term N cycle-to-cycle jitter (RMS) <sup>[23]</sup>	—	300	900	ps	N = 32
	24-MHz IMO period jitter (RMS) <sup>[23]</sup>	—	100	400	ps	

#### Notes

19. **Errata:** When the device is operated within 0 °C to 70 °C, the frequency tolerance is reduced to  $\pm 2.5\%$ , but if operated at extreme temperature (below 0 °C or above 70 °C), frequency tolerance deviates from  $\pm 2.5\%$  to  $\pm 5\%$ . For more information, see ["Errata"](#) on page 43.

20. 4.75 V <  $V_{\text{DD}}$  < 5.25 V.

21. 3.0 V <  $V_{\text{DD}}$  < 3.6 V. Refer to the application note, [Adjusting PSoC Microcontroller Trims for Dual Voltage-Range Operation – AN2012](#) for more information on trimming for operation at 3.3 V.

22. See the individual user module datasheets for information on maximum frequencies for user modules.

23. Refer to the application note, [Understanding Datasheet Jitter Specifications for Cypress Timing Products – AN5054](#) for more information on jitter specifications.

### AC General Purpose I/O Specifications

Table 24 lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , 3.0 V to 3.6 V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , or 2.4 V to 3.0 V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , respectively. Typical parameters apply to 5 V, 3.3 V, or 2.7 V at 25 °C and are for design guidance only.


**Table 24. 5-V and 3.3-V AC GPIO Specifications**

Symbol	Description	Min	Typ	Max	Units	Notes
$F_{\text{GPIO}}$	GPIO operating frequency	0	–	12	MHz	Normal strong mode
$t_{\text{RiseF}}$	Rise time, normal strong mode, $C_{\text{load}} = 50 \text{ pF}$	3	–	18	ns	$V_{\text{DD}} = 4.5 \text{ V to } 5.25 \text{ V}$ , 10% to 90%
$t_{\text{FallF}}$	Fall time, normal strong mode, $C_{\text{load}} = 50 \text{ pF}$	2	–	18	ns	$V_{\text{DD}} = 4.5 \text{ V to } 5.25 \text{ V}$ , 10% to 90%
$t_{\text{RiseS}}$	Rise time, slow strong mode, $C_{\text{load}} = 50 \text{ pF}$	10	27	–	ns	$V_{\text{DD}} = 3 \text{ V to } 5.25 \text{ V}$ , 10% to 90%
$t_{\text{FallS}}$	Fall time, slow strong mode, $C_{\text{load}} = 50 \text{ pF}$	10	22	–	ns	$V_{\text{DD}} = 3 \text{ V to } 5.25 \text{ V}$ , 10% to 90%

**Table 25. 2.7-V AC GPIO Specifications**

Symbol	Description	Min	Typ	Max	Units	Notes
$F_{\text{GPIO}}$	GPIO operating frequency	0	–	3	MHz	Normal strong mode
$t_{\text{RiseF}}$	Rise time, normal strong mode, $C_{\text{load}} = 50 \text{ pF}$	6	–	50	ns	$V_{\text{DD}} = 2.4 \text{ V to } 3.0 \text{ V}$ , 10% to 90%
$t_{\text{FallF}}$	Fall time, normal strong mode, $C_{\text{load}} = 50 \text{ pF}$	6	–	50	ns	$V_{\text{DD}} = 2.4 \text{ V to } 3.0 \text{ V}$ , 10% to 90%
$t_{\text{RiseS}}$	Rise time, slow strong mode, $C_{\text{load}} = 50 \text{ pF}$	18	40	120	ns	$V_{\text{DD}} = 2.4 \text{ V to } 3.0 \text{ V}$ , 10% to 90%
$t_{\text{FallS}}$	Fall time, slow strong mode, $C_{\text{load}} = 50 \text{ pF}$	18	40	120	ns	$V_{\text{DD}} = 2.4 \text{ V to } 3.0 \text{ V}$ , 10% to 90%

**Figure 13. GPIO Timing Diagram**



### AC Amplifier Specifications

The following tables list the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , 3.0 V to 3.6 V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , or 2.4 V to 3.0 V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , respectively. Typical parameters apply to 5 V, 3.3 V, or 2.7 V at 25 °C and are for design guidance only.

Settling times, slew rates, and gain bandwidth are based on the analog continuous time PSoC block.

**Table 26. 5-V and 3.3-V AC Amplifier Specifications**

Symbol	Description	Min	Typ	Max	Units
$t_{\text{COMP1}}$	Comparator mode response time, 50 mVpp signal centered on Ref	–	–	100	ns
$t_{\text{COMP2}}$	Comparator mode response time, 2.5 V input, 0.5 V overdrive	–	–	300	ns

**Table 27. 2.7-V AC Amplifier Specifications**

Symbol	Description	Min	Typ	Max	Units
$t_{\text{COMP1}}$	Comparator mode response time, 50 mVpp signal centered on Ref	–	–	600	ns
$t_{\text{COMP2}}$	Comparator mode response time, 1.5 V input, 0.5 V overdrive	–	–	300	ns

**Table 29. 2.7-V AC Digital Block Specifications**

Function	Description	Min	Typ	Max	Units	Notes
All functions	Block input clock frequency	–	–	12.7	MHz	2.4 V < V <sub>DD</sub> < 3.0 V.
Timer	Capture pulse width	100 <sup>[28]</sup>	–	–	ns	
	Input clock frequency, with or without capture	–	–	12.7	MHz	
Counter	Enable input pulse width	100	–	–	ns	
	Input clock frequency, no enable input	–	–	12.7	MHz	
	Input clock frequency, enable input	–	–	12.7	MHz	
Dead band	Kill pulse width:					
	Asynchronous restart mode	20	–	–	ns	
	Synchronous restart mode	100	–	–	ns	
	Disable mode	100	–	–	ns	
	Input clock frequency	–	–	12.7	MHz	
CRCPRS (PRS mode)	Input clock frequency	–	–	12.7	MHz	
CRCPRS (CRC mode)	Input clock frequency	–	–	12.7	MHz	
SPIM	Input clock frequency	–	–	6.35	MHz	The SPI serial clock (SCLK) frequency is equal to the input clock frequency divided by 2.
SPIS	Input clock (SCLK) frequency	–	–	4.1	MHz	
	Width of SS_ Negated between transmissions	100	–	–	ns	
Transmitter	Input clock frequency	–	–	12.7	MHz	The baud rate is equal to the input clock frequency divided by 8.
Receiver	Input clock frequency	–	–	12.7	MHz	The baud rate is equal to the input clock frequency divided by 8.

**Note**

28. 100 ns minimum input pulse width is based on the input synchronizers running at 12 MHz (84 ns nominal period).

### AC External Clock Specifications

The following tables list the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , or 3.0 V to 3.6 V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , respectively. Typical parameters apply to 5 V, 3.3 V, or 2.7 V at 25 °C and are for design guidance only.

**Table 30. 5-V AC External Clock Specifications**

Symbol	Description	Min	Typ	Max	Units	Notes
F <sub>OSCEXT</sub>	Frequency	0.093	–	24.6	MHz	
–	High period	20.6	–	5300	ns	
–	Low period	20.6	–	–	ns	
–	Power-up IMO to switch	150	–	–	μs	

**Table 31. 3.3-V AC External Clock Specifications**

Symbol	Description	Min	Typ	Max	Units	Notes
F <sub>OSCEXT</sub>	Frequency with CPU clock divide by 1	0.093	–	12.3	MHz	Maximum CPU frequency is 12 MHz at 3.3 V. With the CPU clock divider set to 1, the external clock must adhere to the maximum frequency and duty cycle requirements.
F <sub>OSCEXT</sub>	Frequency with CPU clock divide by 2 or greater	0.186	–	24.6	MHz	If the frequency of the external clock is greater than 12 MHz, the CPU clock divider must be set to 2 or greater. In this case, the CPU clock divider ensures that the fifty percent duty cycle requirement is met.
–	High period with CPU clock divide by 1	41.7	–	5300	ns	
–	Low period with CPU clock divide by 1	41.7	–	–	ns	
–	Power-up IMO to switch	150	–	–	μs	

**Table 32. 2.7-V AC External Clock Specifications**

Symbol	Description	Min	Typ	Max	Units	Notes
F <sub>OSCEXT</sub>	Frequency with CPU clock divide by 1	0.093	–	6.06	MHz	Maximum CPU frequency is 3 MHz at 2.7 V. With the CPU clock divider set to 1, the external clock must adhere to the maximum frequency and duty cycle requirements.
F <sub>OSCEXT</sub>	Frequency with CPU clock divide by 2 or greater	0.186	–	12.12	MHz	If the frequency of the external clock is greater than 3 MHz, the CPU clock divider must be set to 2 or greater. In this case, the CPU clock divider ensures that the fifty percent duty cycle requirement is met.
–	High period with CPU clock divide by 1	83.4	–	5300	ns	
–	Low period with CPU clock divide by 1	83.4	–	–	ns	
–	Power-up IMO to switch	150	–	–	μs	

## Packaging Information



This section illustrates the packaging specifications for the CY8C21x23 PSoC device, along with the thermal impedances for each package and minimum solder reflow peak temperature.

**Important Note** Emulation tools may require a larger area on the target PCB than the chip's footprint. For a detailed description of the emulation tools' dimensions, refer to the emulator pod drawings at <http://www.cypress.com>.

### Packaging Dimensions

**Figure 15. 8-pin SOIC (150 Mils) S0815/SZ815/SW815 Package Outline, 51-85066**

8 Lead (150 Mil) SOIC – S08




1. DIMENSIONS IN INCHES[MM] MIN. MAX.
2. PIN 1 ID IS OPTIONAL, ROUND ON SINGLE LEADFRAME RECTANGULAR ON MATRIX LEADFRAME
3. REFERENCE JEDEC MS-012
4. PACKAGE WEIGHT 0.07gms


PART #	
S08.15	STANDARD PKG
SZ08.15	LEAD FREE PKG
SW8.15	LEAD FREE PKG

51-85066 \*H

**Figure 16. 16-Pin (150-Mil) SOIC**




**Figure 17. 16-Pin QFN with no E-Pad**




- NOTES**
1. REFERENCE JEDEC # MO-220
  2. ALL DIMENSIONS ARE IN MILLIMETERS

001-09116 \*J

**Figure 20. 24-Pin (4 × 4) QFN (Sawn)**



**NOTES :**

1.  HATCH IS SOLDERABLE EXPOSED METAL.
2. REFERENCE JEDEC # MO-248
3. PACKAGE WEIGHT :  $29 \pm 3$  mg
4. ALL DIMENSIONS ARE IN MILLIMETERS

001-13937 \*F

**Important Note** For information on the preferred dimensions for mounting QFN packages, refer the application note, Application Notes for Surface Mount Assembly of Amkor's MicroLeadFrame (MLF) Packages available at <http://www.amkor.com>.  
Note that pinned vias for thermal conduction are not required for the low power 24, 32, and 48-pin QFN PSoC devices.



## Ordering Information

The following table lists the CY8C21x23 PSoC device's key package features and ordering codes.


**Table 38. CY8C21x23 PSoC Device Key Features and Ordering Information**

Package	Ordering Code	Flash (Bytes)	RAM (Bytes)	Switch Mode Pump	Temperature Range	Digital PSoC Blocks	Analog Blocks	Digital I/O Pins	Analog Inputs	Analog Outputs	XRES Pin
8-Pin (150-Mil) SOIC	CY8C21123-24SXI	4 K	256	No	–40 °C to +85 °C	4	4	6	4	0	No
8-Pin (150-Mil) SOIC (Tape and Reel)	CY8C21123-24SXIT	4 K	256	No	–40 °C to +85 °C	4	4	6	4	0	No
16-Pin (150-Mil) SOIC	CY8C21223-24SXI	4 K	256	Yes	–40 °C to +85 °C	4	4	12	8	0	No
16-Pin (150-Mil) SOIC (Tape and Reel)	CY8C21223-24SXIT	4 K	256	Yes	–40 °C to +85 °C	4	4	12	8	0	No
16-Pin (3 × 3) QFN with no E-Pad	CY8C21223-24LGXI	4 K	256	No	–40 °C to +85 °C	4	4	12	8	0	Yes
20-Pin (210-Mil) SSOP	CY8C21323-24PVXI	4 K	256	No	–40 °C to +85 °C	4	4	16	8	0	Yes
20-Pin (210-Mil) SSOP (Tape and Reel)	CY8C21323-24PVXIT	4 K	256	No	–40 °C to +85 °C	4	4	16	8	0	Yes
24-Pin (4 × 4) QFN (Punched)	CY8C21323-24LFXI	4 K	256	Yes	–40 °C to +85 °C	4	4	16	8	0	Yes
24-Pin (4 × 4) QFN (Punched) (Tape and Reel)	CY8C21323-24LFXIT	4 K	256	Yes	–40 °C to +85 °C	4	4	16	8	0	Yes
24-Pin (4 × 4) QFN (Sawn)	CY8C21323-24LQXI	4 K	256	Yes	–40 °C to +85 °C	4	4	16	8	0	Yes
24-Pin (4 × 4) QFN (Sawn) (Tape and Reel)	CY8C21323-24LQXIT	4 K	256	Yes	–40 °C to +85 °C	4	4	16	8	0	Yes

**Note** For Die sales information, contact a local Cypress sales office or Field Applications Engineer (FAE).

## Ordering Code Definitions

**CY 8 C 21 xxx-24xx**



Package Type:

SX = SOIC Pb-Free

PVX = SSOP Pb-Free

LGX = QFN (sawn, 3 × 3 mm), Pb-Free

LFX = QFN (punched, 4 × 4 mm), Pb-Free

LQX = QFN (sawn, 4 × 4 mm), Pb-Free

Speed: 24 MHz

Part Number

Family Code

Technology Code: C = CMOS

Marketing Code: 8 = Cypress PSoC

Company ID: CY = Cypress

Thermal Rating:

C = Commercial

I = Industrial

E = Extended

## Acronyms

### Acronyms Used

Table 39 lists the acronyms that are used in this document.

**Table 39. Acronyms Used in this Datasheet**

Acronym	Description	Acronym	Description
AC	alternating current	PCB	printed circuit board
ADC	analog-to-digital converter	PGA	programmable gain amplifier
API	application programming interface	POR	power on reset
CMOS	complementary metal oxide semiconductor	PPOR	precision power on reset
CPU	central processing unit	PRS	pseudo-random sequence
CRC	cyclic redundancy check	PSoC®	Programmable System-on-Chip
CT	continuous time	PWM	pulse width modulator
DAC	digital-to-analog converter	QFN	quad flat no leads
DC	direct current	SC	switched capacitor
EEPROM	electrically erasable programmable read-only memory	SLIMO	slow IMO
GPIO	general purpose I/O	SMP	switch mode pump
ICE	in-circuit emulator	SOIC	small-outline integrated circuit
IDE	integrated development environment	SPI™	serial peripheral interface
ILO	internal low speed oscillator	SRAM	static random access memory
IMO	internal main oscillator	SROM	supervisory read only memory
I/O	input/output	SSOP	shrink small-outline package
IrDA	infrared data association	UART	universal asynchronous receiver / transmitter
ISSP	in-system serial programming	USB	universal serial bus
LVD	low voltage detect	WDT	watchdog timer
MCU	microcontroller unit	XRES	external reset
MIPS	million instructions per second		

## Reference Documents

CY8CPLC20, CY8CLED16P01, CY8C29x66, CY8C27x43, CY8C24x94, CY8C24x23, CY8C24x23A, CY8C22x13, CY8C21x34, CY8C21x23, CY7C64215, CY7C603xx, CY8CNP1xx, and CYWUSB6953 PSoC® Programmable System-on-Chip Technical Reference Manual (TRM) (001-14463)

Design Aids – Reading and Writing PSoC® Flash – AN2015 (001-40459)

Adjusting PSoC® Trims for 3.3 V and 2.7 V Operation – AN2012 (001-17397)

Understanding Datasheet Jitter Specifications for Cypress Timing Products – AN5054 (001-14503)

Application Notes for Surface Mount Assembly of Amkor's MicroLeadFrame (MLF) Packages – available at <http://www.amkor.com>.

**Glossary** (continued)

bias	<ol style="list-style-type: none"> <li>1. A systematic deviation of a value from a reference value.</li> <li>2. The amount by which the average of a set of values departs from a reference value.</li> <li>3. The electrical, mechanical, magnetic, or other force (field) applied to a device to establish a reference level to operate the device.</li> </ol>
block	<ol style="list-style-type: none"> <li>1. A functional unit that performs a single function, such as an oscillator.</li> <li>2. A functional unit that may be configured to perform one of several functions, such as a digital PSoC block or an analog PSoC block.</li> </ol>
buffer	<ol style="list-style-type: none"> <li>1. A storage area for data that is used to compensate for a speed difference, when transferring data from one device to another. Usually refers to an area reserved for IO operations, into which data is read, or from which data is written.</li> <li>2. A portion of memory set aside to store data, often before it is sent to an external device or as it is received from an external device.</li> <li>3. An amplifier used to lower the output impedance of a system.</li> </ol>
bus	<ol style="list-style-type: none"> <li>1. A named connection of nets. Bundling nets together in a bus makes it easier to route nets with similar routing patterns.</li> <li>2. A set of signals performing a common function and carrying similar data. Typically represented using vector notation; for example, address[7:0].</li> <li>3. One or more conductors that serve as a common connection for a group of related devices.</li> </ol>
clock	The device that generates a periodic signal with a fixed frequency and duty cycle. A clock is sometimes used to synchronize different logic blocks.
comparator	An electronic circuit that produces an output voltage or current whenever two input levels simultaneously satisfy predetermined amplitude requirements.
compiler	A program that translates a high level language, such as C, into machine language.
configuration space	In PSoC devices, the register space accessed when the XIO bit, in the CPU_F register, is set to '1'.
crystal oscillator	An oscillator in which the frequency is controlled by a piezoelectric crystal. Typically a piezoelectric crystal is less sensitive to ambient temperature than other circuit components.
cyclic redundancy check (CRC)	A calculation used to detect errors in data communications, typically performed using a linear feedback shift register. Similar calculations may be used for a variety of other purposes such as data compression.
data bus	A bi-directional set of signals used by a computer to convey information from a memory location to the central processing unit and vice versa. More generally, a set of signals used to convey data between digital functions.
debugger	A hardware and software system that allows you to analyze the operation of the system under development. A debugger usually allows the developer to step through the firmware one step at a time, set break points, and analyze memory.
dead band	A period of time when neither of two or more signals are in their active state or in transition.
digital blocks	The 8-bit logic blocks that can act as a counter, timer, serial receiver, serial transmitter, CRC generator, pseudo-random number generator, or SPI.
digital-to-analog (DAC)	A device that changes a digital signal to an analog signal of corresponding magnitude. The analog-to-digital (ADC) converter performs the reverse operation.

## Glossary (continued)

microcontroller	An integrated circuit chip that is designed primarily for control systems and products. In addition to a CPU, a microcontroller typically includes memory, timing circuits, and IO circuitry. The reason for this is to permit the realization of a controller with a minimal quantity of chips, thus achieving maximal possible miniaturization. This in turn, reduces the volume and the cost of the controller. The microcontroller is normally not used for general-purpose computation as is a microprocessor.
mixed-signal	The reference to a circuit containing both analog and digital techniques and components.
modulator	A device that imposes a signal on a carrier.
noise	<ol style="list-style-type: none"> <li>1. A disturbance that affects a signal and that may distort the information carried by the signal.</li> <li>2. The random variations of one or more characteristics of any entity such as voltage, current, or data.</li> </ol>
oscillator	A circuit that may be crystal controlled and is used to generate a clock frequency.
parity	A technique for testing transmitting data. Typically, a binary digit is added to the data to make the sum of all the digits of the binary data either always even (even parity) or always odd (odd parity).
Phase-locked loop (PLL)	An electronic circuit that controls an <b>oscillator</b> so that it maintains a constant phase angle relative to a reference signal.
pinouts	The pin number assignment: the relation between the logical inputs and outputs of the PSoC device and their physical counterparts in the printed circuit board (PCB) package. Pinouts involve pin numbers as a link between schematic and PCB design (both being computer generated files) and may also involve pin names.
port	A group of pins, usually eight.
Power on reset (POR)	A circuit that forces the PSoC device to reset when the voltage is lower than a pre-set level. This is one type of hardware reset.
PSoC®	Cypress Semiconductor's PSoC® is a registered trademark and Programmable System-on-Chip™ is a trademark of Cypress.
PSoC Designer™	The software for Cypress' Programmable System-on-Chip technology.
pulse width modulator (PWM)	An output in the form of duty cycle which varies as a function of the applied measurand.
RAM	An acronym for random access memory. A data-storage device from which data can be read out and new data can be written in.
register	A storage device with a specific capacity, such as a bit or byte.
reset	A means of bringing a system back to a know state. See hardware reset and software reset.
ROM	An acronym for read only memory. A data-storage device from which data can be read out, but new data cannot be written in.
serial	<ol style="list-style-type: none"> <li>1. Pertaining to a process in which all events occur one after the other.</li> <li>2. Pertaining to the sequential or consecutive occurrence of two or more related activities in a single device or channel.</li> </ol>
settling time	The time it takes for an output signal or value to stabilize after the input has changed from one value to another.

**Document History Page** (continued)

Document Title: CY8C21123/CY8C21223/CY8C21323, PSoC® Programmable System-on-Chip™ Document Number: 38-12022				
Revision	ECN	Orig. of Change	Submission Date	Description of Change
*P	3044869	NJF	10/01/2010	Added PSoC Device Characteristics table. Added DC I <sup>2</sup> C Specifications table. Added F <sub>32K_U</sub> max limit. Added T <sub>jitter</sub> IMO specification, removed existing jitter specifications. Updated Units of Measure, Acronyms, Glossary, and References sections. Updated solder reflow specifications. No specific changes were made to AC Digital Block Specifications table and I <sup>2</sup> C Timing Diagram. They were updated for clearer understanding. Updated Figure 13 since the labelling for y-axis was incorrect. Template and styles update.
*Q	3263669	YJI	05/23/2011	Updated 16-pin SOIC and 20-pin SSOP package diagrams. Updated <a href="#">Development Tool Selection</a> and <a href="#">Designing with PSoC Designer</a> sections.
*R	3383787	GIR	09/26/2011	The text "Pin must be left floating" is included under Description of NC pin in <a href="#">Table 6 on page 11</a> . Updated <a href="#">Table 37 on page 35</a> for improved clarity.
*S	3558729	RJVB	03/22/2012	Updated 16-pin SOIC package.
*T	3598261	LURE / XZNG	04/24/2012	Changed the PWM description string from "8- to 32-bit" to "8- and 16-bit".
*U	3649990	BVI / YLIU	06/19/2012	Updated description of NC pin as "No Connection. Pin must be left floating"
*V	3873870	UVS	01/18/2013	Updated <a href="#">Packaging Information</a> : spec 51-85068 – Changed revision from *D to *E. spec 001-09116 – Changed revision from *F to *G. spec 51-85203 – Changed revision from *C to *D.
*W	3993321	UVS	05/07/2013	Added <a href="#">Errata</a> .
*X	4067216	UVS	07/18/2013	Added Errata footnotes (Note 19).  Updated <a href="#">Features</a> : Replaced 2.5% with 5% under "Precision, programmable clocking".  Updated <a href="#">Electrical Specifications</a> : Updated <a href="#">AC Electrical Characteristics</a> : Updated <a href="#">AC Chip-Level Specifications</a> : Added Note 19 and referred the same note in F <sub>IMO24</sub> parameter. Updated minimum and maximum values of F <sub>IMO24</sub> parameter. Updated <a href="#">AC Digital Block Specifications</a> : Replaced all instances of maximum value "49.2" with "50.4" and "24.6" with "25.2" in <a href="#">Table 28</a> .  Updated <a href="#">Packaging Information</a> : spec 51-85066 – Changed revision from *E to *F. spec 001-09116 – Changed revision from *G to *H.  Updated to new template.
*Y	4479648	RJVB	08/20/2014	Updated <a href="#">Errata</a> : Updated <a href="#">CY8C21123 Errata Summary</a> : Updated details in "Fix Status" column in the table. Updated details in "Fix Status" bulleted point below the table.