

#### Welcome to E-XFL.COM

#### **Understanding Embedded - Microprocessors**

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

#### Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

#### Details

Product Status	Obsolete
Core Processor	PowerPC e500v2
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	1.067GHz
Co-Processors/DSP	-
RAM Controllers	DDR, DDR2
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	10/100/1000Mbps (2)
SATA	-
USB	-
Voltage - I/O	1.8V, 2.5V, 3.3V
Operating Temperature	0°C ~ 90°C (TA)
Security Features	-
Package / Case	783-BBGA, FCBGA
Supplier Device Package	783-FCPBGA (29x29)
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=mpc8533vtarja

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# NP

MPC8533E Overview

- Double-precision floating-point APU. Provides an instruction set for double-precision (64-bit) floating-point instructions that use the 64-bit GPRs.
- 36-bit real addressing
- Embedded vector and scalar single-precision floating-point APUs. Provide an instruction set for single-precision (32-bit) floating-point instructions.
- Memory management unit (MMU). Especially designed for embedded applications. Supports 4-Kbyte–4-Gbyte page sizes.
- Enhanced hardware and software debug support
- Performance monitor facility that is similar to, but separate from, the device performance monitor

The e500 defines features that are not implemented on this device. It also generally defines some features that this device implements more specifically. An understanding of these differences can be critical to ensure proper operations.

- 256-Kbyte L2 cache/SRAM
  - Flexible configuration
  - Full ECC support on 64-bit boundary in both cache and SRAM modes
  - Cache mode supports instruction caching, data caching, or both.
  - External masters can force data to be allocated into the cache through programmed memory ranges or special transaction types (stashing).
    - 1, 2, or 4 ways can be configured for stashing only.
  - Eight-way set-associative cache organization (32-byte cache lines)
  - Supports locking entire cache or selected lines. Individual line locks are set and cleared through Book E instructions or by externally mastered transactions.
  - Global locking and flash clearing done through writes to L2 configuration registers
  - Instruction and data locks can be flash cleared separately.
  - SRAM features include the following:
    - I/O devices access SRAM regions by marking transactions as snoopable (global).
    - Regions can reside at any aligned location in the memory map.
    - Byte-accessible ECC is protected using read-modify-write transaction accesses for smaller-than-cache-line accesses.
- Address translation and mapping unit (ATMU)
  - Eight local access windows define mapping within local 36-bit address space.
  - Inbound and outbound ATMUs map to larger external address spaces.
    - Three inbound windows plus a configuration window on PCI and PCI Express
    - Four outbound windows plus default translation for PCI and PCI Express
- DDR/DDR2 memory controller
  - Programmable timing supporting DDR and DDR2 SDRAM
  - 64-bit data interface



- Three PCI Express interfaces
  - Two  $\times$ 4 link width interfaces and one  $\times$ 1 link width interface
  - PCI Express 1.0a compatible
  - Auto-detection of number of connected lanes
  - Selectable operation as root complex or endpoint
  - Both 32- and 64-bit addressing
  - 256-byte maximum payload size
  - Virtual channel 0 only
  - Traffic class 0 only
  - Full 64-bit decode with 32-bit wide windows
- Power management
  - Supports power saving modes: doze, nap, and sleep
  - Employs dynamic power management, which automatically minimizes power consumption of blocks when they are idle
- System performance monitor
  - Supports eight 32-bit counters that count the occurrence of selected events
  - Ability to count up to 512 counter-specific events
  - Supports 64 reference events that can be counted on any of the 8 counters
  - Supports duration and quantity threshold counting
  - Burstiness feature that permits counting of burst events with a programmable time between bursts
  - Triggering and chaining capability
  - Ability to generate an interrupt on overflow
- System access port
  - Uses JTAG interface and a TAP controller to access entire system memory map
  - Supports 32-bit accesses to configuration registers
  - Supports cache-line burst accesses to main memory
  - Supports large block (4-Kbyte) uploads and downloads
  - Supports continuous bit streaming of entire block for fast upload and download
- IEEE Std 1149.1<sup>™</sup>-compliant, JTAG boundary scan
- 783 FC-PBGA package



Figure 1 shows the MPC8533E block diagram.



Figure 1. MPC8533E Block Diagram

# 2 Electrical Characteristics

This section provides the AC and DC electrical specifications and thermal characteristics for the MPC8533E. This device is currently targeted to these specifications. Some of these specifications are independent of the I/O cell, but are included for a more complete reference. These are not purely I/O buffer design specifications.

### 2.1 **Overall DC Electrical Characteristics**

This section covers the ratings, conditions, and other characteristics.

### 2.1.1 Absolute Maximum Ratings

Table 1 provides the absolute maximum ratings.

able 1. Absolute	Maximum	Ratings <sup>1</sup>
------------------	---------	----------------------

Characteristic	Symbol	Max Value	Unit	Notes
Core supply voltage	V <sub>DD</sub>	-0.3 to 1.1	V	—
PLL supply voltage	AV <sub>DD</sub>	–0.3 to 1.1	V	_
Core power supply for SerDes transceivers	SV <sub>DD</sub>	–0.3 to 1.1	V	—
Pad power supply for SerDes transceivers	XV <sub>DD</sub>	-0.3 to 1.1	V	_



#### Enhanced Three-Speed Ethernet (eTSEC), MII Management

#### Table 32. RGMII and RTBI AC Timing Specifications (continued)

At recommended operating conditions with L/TV<sub>DD</sub> of 2.5 V  $\pm$  5%.

Parameter/Condition	Symbol <sup>1</sup>	Min	Тур	Max	Unit	Notes
Fall time (20%-80%)	t <sub>RGTF</sub>			0.75	ns	—

Notes:

- In general, the clock reference symbol representation for this section is based on the symbols RGT to represent RGMII and RTBI timing. For example, the subscript of t<sub>RGT</sub> represents the TBI (T) receive (RX) clock. Note also that the notation for rise (R) and fall (F) times follows the clock symbol that is being represented. For symbols representing skews, the subscript is skew (SK) followed by the clock that is being skewed (RGT).
- 2. This implies that PC board design will require clocks to be routed such that an additional trace delay of greater than 1.5 ns will be added to the associated clock signal.
- 3. For 10 and 100 Mbps,  $t_{BGT}$  scales to 400 ns ± 40 ns and 40 ns ± 4 ns, respectively.
- 4. Duty cycle may be stretched/shrunk during speed changes or while transitioning to a received packet's clock domains as long as the minimum duty cycle is not violated and stretching occurs for no more than three t<sub>RGT</sub> of the lowest speed transitioned between.
- 5. Guaranteed by design.

Figure 18 shows the RGMII and RTBI AC timing and multiplexing diagrams.



Figure 18. RGMII and RTBI AC Timing and Multiplexing Diagrams



## 10 Local Bus

This section describes the DC and AC electrical specifications for the local bus interface of the MPC8533E.

### **10.1 Local Bus DC Electrical Characteristics**

Table 37 provides the DC electrical characteristics for the local bus interface operating at  $BV_{DD} = 3.3 \text{ V DC}$ .

Table 37. Local Bus DC Electrical Characteristics (3.3 V DC)					
					_

Parameter	Symbol	Min	Max	Unit	Notes
High-level input voltage	V <sub>IH</sub>	2	BV <sub>DD</sub> + 0.3	V	
Low-level input voltage	V <sub>IL</sub>	-0.3	0.8	V	
Input current ( $BV_{IN} = 0 V \text{ or } BV_{IN} = BOV_{DD}$ )	I <sub>IN</sub>	-	±5	μA	1
High-level output voltage ( $BV_{DD} = min, I_{OH} = -2 mA$ )	V <sub>OH</sub>	2.4	-	V	
Low-level output voltage ( $BV_{DD} = min$ , $I_{OL} = 2 mA$ )	V <sub>OL</sub>	_	0.4	V	_

#### Note:

1. The symbol  $BV_{IN}$ , in this case, represents the  $BV_{IN}$  symbol referenced in Table 1 and Table 2.

Table 38 provides the DC electrical characteristics for the local bus interface operating at  $BV_{DD} = 2.5 \text{ V DC}$ .

Table 38. Local Bus DC Electrical Characteristics (2.5 V DC)

Parameter	Symbol	Min	Мах	Unit	Notes
High-level input voltage	V <sub>IH</sub>	1.70	BV <sub>DD</sub> + 0.3	V	—
Low-level input voltage	V <sub>IL</sub>	-0.3	0.7	V	—
Input current ( $BV_{IN} = 0 V \text{ or } BV_{IN} = BV_{DD}$ )	I <sub>IN</sub>	—	±15	μA	1
High-level output voltage ( $BV_{DD} = min, I_{OH} = -1 mA$ )	V <sub>OH</sub>	2.0	—	V	—
Low-level output voltage ( $BV_{DD} = min, I_{OL} = 1 mA$ )	V <sub>OL</sub>	—	0.4	V	—

#### Note:

1. The symbol  $BV_{IN}$ , in this case, represents the  $BV_{IN}$  symbol referenced in Table 1 and Table 2.

Table 39 provides the DC electrical characteristics for the local bus interface operating at  $BV_{DD} = 1.8 \text{ V DC}$ .

#### Table 39. Local Bus DC Electrical Characteristics (1.8 V DC)

Parameter	Symbol	Min	Мах	Unit	Notes
High-level input voltage	V <sub>IH</sub>	1.3	BV <sub>DD</sub> + 0.3	V	
Low-level input voltage	V <sub>IL</sub>	-0.3	0.6	V	—
Input current (BV <sub>IN</sub> = 0 V or BV <sub>IN</sub> = BV <sub>DD</sub> )	I <sub>IN</sub>	—	±15	μA	1



Table 39. Local Bus DC Electrical Characteristics (1.8 V DC) (continued)

Parameter	Symbol	Min	Мах	Unit	Notes
High-level output voltage (BV <sub>DD</sub> = min, I <sub>OH</sub> = -2 mA)	V <sub>OH</sub>	1.35	_	V	—
Low-level output voltage ( $BV_{DD} = min, I_{OL} = 2 mA$ )	V <sub>OL</sub>	_	0.45	V	—

### **10.2 Local Bus AC Electrical Specifications**

Table 40 describes the general timing parameters of the local bus interface at  $BV_{DD} = 3.3$  V. For information about the frequency range of local bus see Section 19.1, "Clock Ranges."

Parameter	Symbol <sup>1</sup>	Min	Мах	Unit	Notes
Local bus cycle time	t <sub>LBK</sub>	7.5	12	ns	2
Local bus duty cycle	t <sub>LBKH/</sub> t <sub>LBK</sub>	43	57	%	—
LCLK[n] skew to LCLK[m] or LSYNC_OUT	t <sub>LBKSKEW</sub>	—	150	ps	7, 8
Input setup to local bus clock (except LUPWAIT)	t <sub>LBIVKH1</sub>	2.5	—	ns	3, 4
LUPWAIT input setup to local bus clock	t <sub>LBIVKH2</sub>	1.85	_	ns	3, 4
Input hold from local bus clock (except LUPWAIT)	t <sub>LBIXKH1</sub>	1.0	—	ns	3, 4
LUPWAIT input hold from local bus clock	t <sub>LBIXKH2</sub>	1.0	—	ns	3, 4
LALE output transition to LAD/LDP output transition (LATCH setup and hold time)	t <sub>lbotot</sub>	1.5	—	ns	6
Local bus clock to output valid (except LAD/LDP and LALE)	t <sub>LBKHOV1</sub>	—	2.9	ns	—
Local bus clock to data valid for LAD/LDP	t <sub>LBKHOV2</sub>	—	2.8	ns	—
Local bus clock to address valid for LAD	t <sub>LBKHOV3</sub>	—	2.7	ns	3
Local bus clock to LALE assertion	t <sub>LBKHOV4</sub>	—	2.7	ns	3
Output hold from local bus clock (except LAD/LDP and LALE)	t <sub>LBKHOX1</sub>	0.7	—	ns	3
Output hold from local bus clock for LAD/LDP	t <sub>LBKHOX2</sub>	0.7	_	ns	3
Local bus clock to output high Impedance (except LAD/LDP and LALE)	t <sub>LBKHOZ1</sub>	—	2.5	ns	5

Table 40. Local Bus General Timing Parameters (BV<sub>DD</sub> = 3.3 V)—PLL Enabled



Figure 24 through Figure 29 show the local bus signals.



Table 43 describes the general timing parameters of the local bus interface at  $V_{DD}$  = 3.3 V DC with PLL disabled.

Parameter	Symbol <sup>1</sup>	Min	Мах	Unit	Notes
Local bus cycle time	t <sub>LBK</sub>	12	—	ns	2
Local bus duty cycle	t <sub>LBKH/</sub> t <sub>LBK</sub>	43	57	%	_
Internal launch/capture clock to LCLK delay	t <sub>lbkhkt</sub>	1.2	4.9	ns	—
Input setup to local bus clock (except LUPWAIT)	t <sub>LBIVKH1</sub>	7.4	—	ns	4, 5
LUPWAIT input setup to local bus clock	t <sub>LBIVKL2</sub>	6.75	—	ns	4, 5
Input hold from local bus clock (except LUPWAIT)	t <sub>LBIXKH1</sub>	-0.2	—	ns	4, 5
LUPWAIT input hold from local bus clock	t <sub>LBIXKL2</sub>	-0.2	—	ns	4, 5
LALE output transition to LAD/LDP output transition (LATCH hold time)	t <sub>lbotot</sub>	1.5	_	ns	6
Local bus clock to output valid (except LAD/LDP and LALE)	t <sub>LBKLOV1</sub>	—	1.6	ns	—

Table 43. Local Bus General Timing Parameters—PLL Bypassed



#### Programmable Interrupt Controller



Figure 29. Local Bus Signals, GPCM/UPM Signals for LCCR[CLKDIV] = 8 or 16 (PLL Bypass Mode)

# **11 Programmable Interrupt Controller**

In IRQ edge trigger mode, when an external interrupt signal is asserted (according to the programmed polarity), it must remain the assertion for at least 3 system clocks (SYSCLK periods).



JTAG

#### Table 45. JTAG AC Timing Specifications (Independent of SYSCLK)<sup>1</sup> (continued)

At recommended operating conditions (see Table 3).

Parameter	Symbol <sup>2</sup>	Min	Мах	Unit	Notes
JTAG external clock to output high impedance:				ns	5
Boundary-scan data	t <sub>JTKLDZ</sub>	3	19		
TDO	t <sub>JTKLOZ</sub>	3	9		

#### Notes:

- All outputs are measured from the midpoint voltage of the falling/rising edge of t<sub>TCLK</sub> to the midpoint of the signal in question. The output timings are measured at the pins. All output timings assume a purely resistive 50-Ω load (see Figure 30). Time-of-flight delays must be added for trace lengths, vias, and connectors in the system.
- 2. The symbols used for timing specifications follow the pattern of t<sub>(first two letters of functional block)(signal)(state)(reference)(state) for inputs and t<sub>(first two letters of functional block)(reference)(state)(signal)(state)</sub> for outputs. For example, t<sub>JTDVKH</sub> symbolizes JTAG device timing (JT) with respect to the time data input signals (D) reaching the valid state (V) relative to the t<sub>JTG</sub> clock reference (K) going to the high (H) state or setup time. Also, t<sub>JTDXKH</sub> symbolizes JTAG timing (JT) with respect to the time data input signals (D) went invalid (X) relative to the t<sub>JTG</sub> clock reference (K) going to the high (H) state. Note that, in general, the clock reference symbol representation is based on three letters representing the clock of a particular functional. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).</sub>
- 3. TRST is an asynchronous level sensitive signal. The setup time is for test purposes only.
- 4. Non-JTAG signal input timing with respect to t<sub>TCLK</sub>.
- 5. Non-JTAG signal output timing with respect to t<sub>TCLK</sub>.

Figure 30 provides the AC test load for TDO and the boundary-scan outputs.



Figure 30. AC Test Load for the JTAG Interface

Figure 31 provides the JTAG clock input timing diagram.



 $VM = Midpoint Voltage (OV_{DD}/2)$ 

Figure 31. JTAG Clock Input Timing Diagram

Figure 32 provides the TRST timing diagram.





Figure 33 provides the boundary-scan timing diagram.



Figure 33. Boundary-Scan Timing Diagram

# 13 l<sup>2</sup>C

This section describes the DC and AC electrical characteristics for the I<sup>2</sup>C interfaces of the MPC8533E.

## 13.1 I<sup>2</sup>C DC Electrical Characteristics

Table 46 provides the DC electrical characteristics for the I<sup>2</sup>C interfaces.

Table 46. I<sup>2</sup>C DC Electrical Characteristics

At recommended operating conditions with  $\text{OV}_{\text{DD}}$  of 3.3 V  $\pm$  5%.

Parameter	Symbol	Min	Мах	Unit	Notes
Input high voltage level	V <sub>IH</sub>	$0.7\times \text{OV}_{\text{DD}}$	OV <sub>DD</sub> + 0.3	V	
Input low voltage level	V <sub>IL</sub>	-0.3	$0.3\times\text{OV}_{\text{DD}}$	V	_
Low level output voltage	V <sub>OL</sub>	0	$0.2\times\text{OV}_{\text{DD}}$	V	1
Pulse width of spikes which must be suppressed by the input filter	t <sub>I2KHKL</sub>	0	50	ns	2
Input current each I/O pin (input voltage is between $0.1 \times OV_{DD}$ and $0.9 \times OV_{DD}$ (max)	I <sub>I</sub>	-10	10	μA	3
Capacitance for each I/O pin	CI	_	10	pF	

Notes:

1. Output voltage (open drain or open collector) condition = 3 mA sink current.

2. Refer to the MPC8533E PowerQUICC III Integrated Communications Host Processor Reference Manual for information on the digital filter used.

3. I/O pins will obstruct the SDA and SCL lines if  $\ensuremath{\mathsf{OV}_{\mathsf{DD}}}$  is switched off.



This section describes the general AC timing parameters of the PCI bus. Note that the SYSCLK signal is used as the PCI input clock. Table 51 provides the PCI AC timing specifications at 66 MHz.

Parameter	Symbol <sup>1</sup>	Min	Max	Unit	Notes
SYSCLK to output valid	t <sub>PCKHOV</sub>	_	7.4	ns	2, 3
Output hold from SYSCLK	t <sub>PCKHOX</sub>	2.0	_	ns	2
SYSCLK to output high impedance	t <sub>PCKHOZ</sub>	_	14	ns	2, 4
Input setup to SYSCLK	t <sub>PCIVKH</sub>	3.7	_	ns	2, 5
Input hold from SYSCLK	t <sub>PCIXKH</sub>	0.5	_	ns	2, 5
REQ64 to HRESET <sup>9</sup> setup time	t <sub>PCRVRH</sub>	$10 \times t_{SYS}$	_	clocks	6, 7
HRESET to REQ64 hold time	t <sub>PCRHRX</sub>	0	50	ns	7
HRESET high to first FRAME assertion	t <sub>PCRHFV</sub>	10	_	clocks	8
Rise time (20%–80%)	t <sub>PCICLK</sub>	0.6	2.1	ns	_
Fall time (20%–80%)	t <sub>PCICLK</sub>	0.6	2.1	ns	_

Table 51. PCI AC Timing Specifications at 66 MHz

Notes:

The symbols used for timing specifications follow the pattern of t<sub>(first two letters of functional block)(signal)(state)(reference)(state) for inputs and t<sub>(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, t<sub>PCIVKH</sub> symbolizes PCI timing (PC) with respect to the time the input signals (I) reach the valid state (V) relative to the SYSCLK clock, t<sub>SYS</sub>, reference (K) going to the high (H) state or setup time. Also, t<sub>PCRHFV</sub> symbolizes PCI timing (PC) with respect to the time hard reset (R) went high (H) relative to the frame signal (F) going to the valid (V) state.
</sub></sub>

- 2. See the timing measurement conditions in the PCI 2.2 Local Bus Specifications.
- 3. All PCI signals are measured from  $OV_{DD}/2$  of the rising edge of PCI\_SYNC\_IN to  $0.4 \times OV_{DD}$  of the signal in question for 3.3-V PCI signaling levels.
- 4. For purposes of active/float timing measurements, the Hi-Z or off state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification.
- 5. Input timings are measured at the pin.
- The timing parameter t<sub>SYS</sub> indicates the minimum and maximum CLK cycle times for the various specified frequencies. The system clock period must be kept within the minimum and maximum defined ranges. For values see Section 19, "Clocking."
- 7. The setup and hold time is with respect to the rising edge of HRESET.
- 8. The timing parameter t<sub>PCRHFV</sub> is a minimum of 10 clocks rather than the minimum of 5 clocks in the PCI 2.2 Local Bus Specifications.
- 9. The reset assertion timing requirement for  $\overline{\text{HRESET}}$  is 100  $\mu\text{s}.$

Figure 37 provides the AC test load for PCI.



Figure 37. PCI AC Test Load



#### **High-Speed Serial Interfaces (HSSI)**

Figure 38 shows the PCI input AC timing conditions.



Figure 38. PCI Input AC Timing Measurement Conditions

Figure 39 shows the PCI output AC timing conditions.



Figure 39. PCI Output AC Timing Measurement Condition

# 16 High-Speed Serial Interfaces (HSSI)

The MPC8533E features two serializer/deserializer (SerDes) interfaces to be used for high-speed serial interconnect applications.Both SerDes1 and SerDes2 can be used for PCI Express data transfers application.This section describes the common portion of SerDes DC electrical specifications, which is the DC requirement for SerDes Reference Clocks. The SerDes data lane's transmitter and receiver reference circuits are also shown.

### 16.1 Signal Terms Definition

The SerDes utilizes differential signaling to transfer data across the serial link. This section defines terms used in the description and specification of differential signals.

Figure 40 shows how the signals are defined. For illustration purpose, only one SerDes lane is used for description. The figure shows waveform for either a transmitter output (SD*n*\_TX and  $\overline{SDn}_T\overline{X}$ ) or a receiver input (SD*n*\_RX and  $\overline{SDn}_R\overline{X}$ ). Each signal swings between A Volts and B Volts where A > B.



assumes that the LVPECL clock driver's output impedance is 50  $\Omega$ . R1 is used to DC-bias the LVPECL outputs prior to AC-coupling. Its value could be ranged from 140 to 240  $\Omega$  depending on clock driver vendor's requirement. R2 is used together with the SerDes reference clock receiver's 50- $\Omega$  termination resistor to attenuate the LVPECL output's differential peak level such that it meets the MPC8533E SerDes reference clock's differential input amplitude requirement (between 200 and 800 mV differential peak). For example, if the LVPECL output's differential peak is 900 mV and the desired SerDes reference clock driver clock driver chip manufacturer to verify whether this connection scheme is compatible with a particular clock driver chip.



Figure 47. AC-Coupled Differential Connection with LVPECL Clock Driver (Reference Only)

Figure 48 shows the SerDes reference clock connection reference circuits for a single-ended clock driver. It assumes the DC levels of the clock driver are compatible with MPC8533E SerDes reference clock input's DC requirement.



Figure 48. Single-Ended Connection (Reference Only)





Symbol	Parameter	Min	Nom	Max	Unit	Comments
T <sub>crosslink</sub>	Crosslink random timeout	0		1	ms	This random timeout helps resolve conflicts in crosslink configuration by eventually resulting in only one downstream and one upstream port. See Note 7.

#### Notes:

- 1. No test load is necessarily associated with this value.
- 2. Specified at the measurement point into a timing and voltage compliance test load as shown in Figure 54 and measured over any 250 consecutive TX UIs. (Also refer to the transmitter compliance eye diagram shown in Figure 52.)
- 3. A T<sub>TX-EYE</sub> = 0.70 UI provides for a total sum of deterministic and random jitter budget of T<sub>TX-JITTER-MAX</sub> = 0.30 UI for the transmitter collected over any 250 consecutive TX UIs. The T<sub>TX-EYE-MEDIAN-to-MAX-JITTER</sub> median is less than half of the total TX jitter budget collected over any 250 consecutive TX UIs. It should be noted that the median is not the same as the mean. The jitter median describes the point in time where the number of jitter points on either side is approximately equal as opposed to the averaged time value.
- 4. The transmitter input impedance shall result in a differential return loss greater than or equal to 12 dB and a common mode return loss greater than or equal to 6 dB over a frequency range of 50 MHz to 1.25 GHz. This input impedance requirement applies to all valid input levels. The reference impedance for return loss measurements is 50 Ω to ground for both the D+ and D- line (that is, as measured by a vector network analyzer with 50-Ω probes—see Figure 54.) Note that the series capacitors C<sub>TX</sub> is optional for the return loss measurement.
- 5. Measured between 20%–80% at transmitter package pins into a test load as shown in Figure 54 for both V<sub>TX-D+</sub> and V<sub>TX-D+</sub>.
- 6. See Section 4.3.1.8 of the PCI Express Base Specifications, Rev 1.0a.
- 7. See Section 4.2.6.3 of the PCI Express Base Specifications, Rev 1.0a.

### 17.4.2 Transmitter Compliance Eye Diagrams

The TX eye diagram in Figure 52 is specified using the passive compliance/test measurement load (see Figure 54) in place of any real PCI Express interconnect +RX component.

There are two eye diagrams that must be met for the transmitter. Both eye diagrams must be aligned in time using the jitter median to locate the center of the eye diagram. The different eye diagrams will differ in voltage depending whether it is a transition bit or a de-emphasized bit. The exact reduced voltage level of the de-emphasized bit will always be relative to the transition bit.

The eye diagram must be valid for any 250 consecutive UIs.

A recovered TX UI is calculated over 3500 consecutive unit intervals of sample data. The eye diagram is created using all edges of the 250 consecutive UI in the center of the 3500 UI used for calculating the TX UI.

#### NOTE

It is recommended that the recovered TX UI is calculated using all edges in the 3500 consecutive UI interval with a fit algorithm using a minimization merit function (that is, least squares and median deviation fits).



Table 55. Differential Receiver (RX) Input Specifications (continued)

Symbol	Parameter	Min	Nom	Max	Units	Comments
L <sub>TX-SKEW</sub>	Total skew			20	ns	Skew across all lanes on a link. This includes variation in the length of SKP ordered set (for example, COM and one to five symbols) at the RX as well as any delay differences arising from the interconnect itself.

#### Notes:

- 1. No test load is necessarily associated with this value.
- 2. Specified at the measurement point and measured over any 250 consecutive UIs. The test load in Figure 54 should be used as the RX device when taking measurements (also refer to the receiver compliance eye diagram shown in Figure 53). If the clocks to the RX and TX are not derived from the same reference clock, the TX UI recovered from 3500 consecutive UI must be used as a reference for the eye diagram.
- 3. A T<sub>RX-EYE</sub> = 0.40 UI provides for a total sum of 0.60 UI deterministic and random jitter budget for the transmitter and interconnect collected any 250 consecutive UIs. The TRX-EYE-MEDIAN-to-MAX-JITTER specification ensures a jitter distribution in which the median and the maximum deviation from the median is less than half of the total. UI jitter budget collected over any 250 consecutive TX UIs. It should be noted that the median is not the same as the mean. The jitter median describes the point in time where the number of jitter points on either side is approximately equal as opposed to the averaged time value. If the clocks to the RX and TX are not derived from the same reference clock, the TX UI recovered from 3500 consecutive UI must be used as the reference for the eye diagram.
- 4. The receiver input impedance shall result in a differential return loss greater than or equal to 15 dB with the D+ line biased to 300 mV and the D– line biased to -300 mV and a common mode return loss greater than or equal to 6 dB (no bias required) over a frequency range of 50 MHz to 1.25 GHz. This input impedance requirement applies to all valid input levels. The reference impedance for return loss measurements for is 50  $\Omega$  to ground for both the D+ and D– line (that is, as measured by a vector network analyzer with 50- $\Omega$  probes, see Figure 54). Note that the series capacitors CTX is optional for the return loss measurement.
- 5. Impedance during all LTSSM states. When transitioning from a fundamental reset to detect (the initial state of the LTSSM) there is a 5-ms transition time before receiver termination values must be met on all unconfigured lanes of a port.
- 6. The RX DC common mode impedance that exists when no power is present or fundamental reset is asserted. This helps ensure that the receiver detect circuit will not falsely assume a receiver is powered on when it is not. This term must be measured at 300 mV above the RX ground.
- 7. It is recommended that the recovered TX UI is calculated using all edges in the 3500 consecutive UI interval with a fit algorithm using a minimization merit function. Least squares and median deviation fits have worked well with experimental and simulated data.

### 17.5 Receiver Compliance Eye Diagrams

The RX eye diagram in Figure 53 is specified using the passive compliance/test measurement load (see Figure 54) in place of any real PCI Express RX component.

In general, the minimum receiver eye diagram measured with the compliance/test measurement load (see Figure 54) will be larger than the minimum receiver eye diagram measured over a range of systems at the input receiver of any real PCI Express component. The degraded eye diagram at the input receiver is due to traces internal to the package as well as silicon parasitic characteristics which cause the real PCI Express component to vary in impedance from the compliance/test measurement load. The input receiver eye diagram is implementation specific and is not specified. RX component designer should provide additional margin to adequately compensate for the degraded minimum receiver eye diagram (shown in Figure 53) expected at the input receiver based on some adequate combination of system simulations and the return loss measured looking into the RX package and silicon. The RX eye diagram must be aligned in time using the jitter median to locate the center of the eye diagram.



Thermal

### 20.3 Thermal Management Information

This section provides thermal management information for the flip chip plastic ball grid array (FC-PBGA) package for air-cooled applications. Proper thermal control design is primarily dependent on the system-level design—the heat sink, airflow, and thermal interface material. The MPC8533E implements several features designed to assist with thermal management, including the temperature diode. The temperature diode allows an external device to monitor the die temperature in order to detect excessive temperature conditions and alert the system; see Section 20.3.4, "Temperature Diode," for more information.

The recommended attachment method to the heat sink is illustrated in Figure 57. The heat sink should be attached to the printed-circuit board with the spring force centered over the die. This spring force should not exceed 10 pounds force (45 Newton).



Figure 57. Package Exploded Cross-Sectional View with Several Heat Sink Options

The system board designer can choose between several types of heat sinks to place on the device. There are several commercially-available heat sinks from the following vendors:

Aavid Thermalloy603-224-9988 80 Commercial St. Concord, NH 03301 Internet: www.aavidthermalloy.com Advanced Thermal Solutions781-769-2800 89 Access Road #27. Norwood, MA02062 Internet: www.qats.com Alpha Novatech408-567-8082

473 Sapena Ct. #12 Santa Clara, CA 95054 Internet: www.alphanovatech.com





### 20.3.4 Temperature Diode

The MPC8533E has a temperature diode on the microprocessor that can be used in conjunction with other system temperature monitoring devices (such as Analog Devices, ADT7461<sup>TM</sup>). These devices use the negative temperature coefficient of a diode operated at a constant current to determine the temperature of the microprocessor and its environment. It is recommended that each device be individually calibrated.

The following are voltage forward biased range of the on-board temperature diode:

$$V_{f} > 0.40 V$$
  
 $V_{f} < 0.90 V$ 

An approximate value of the ideality may be obtained by calibrating the device near the expected operating temperature. The ideality factor is defined as the deviation from the ideal diode equation:

$$I_{fw} = \mathbf{I}_{\mathbf{s}} \left[ e^{\frac{\mathbf{q} \mathbf{V}_{f}}{\mathbf{n} \mathbf{K} \mathbf{T}}} - \mathbf{1} \right]$$

Another useful equation is:

$$\mathbf{V}_{\mathrm{H}} - \mathbf{V}_{\mathrm{L}} = \mathbf{n} \frac{\mathrm{KT}}{\mathrm{q}} \left[ \mathbf{n} \frac{\mathrm{I}_{\mathrm{H}}}{\mathrm{I}_{\mathrm{L}}} \right]$$

Thermal



### 21.5 Connection Recommendations

To ensure reliable operation, it is highly recommended to connect unused inputs to an appropriate signal level. All unused active low inputs should be tied to  $V_{DD}$ ,  $TV_{DD}$ ,  $BV_{DD}$ ,  $OV_{DD}$ ,  $GV_{DD}$ , and  $LV_{DD}$  as required. All unused active high inputs should be connected to GND. All NC (no connect) signals must remain unconnected. Power and ground connections must be made to all external  $V_{DD}$ ,  $TV_{DD}$ ,  $BV_{DD}$ ,  $OV_{DD}$ ,  $GV_{DD}$ ,  $TV_{DD}$ ,  $BV_{DD}$ ,  $OV_{DD}$ ,  $GV_{DD}$ , and  $LV_{DD}$ , and GND pins of the device.

### 21.6 Pull-Up and Pull-Down Resistor Requirements

The MPC8533E requires weak pull-up resistors (2–10 k $\Omega$  is recommended) on open drain type pins including I<sup>2</sup>C pins and MPIC interrupt pins.

Correct operation of the JTAG interface requires configuration of a group of system control pins as demonstrated in Figure 65. Care must be taken to ensure that these pins are maintained at a valid deasserted state under normal operating conditions as most have asynchronous behavior and spurious assertion will give unpredictable results.

The following pins must NOT be pulled down during power-on reset: TSEC3\_TXD[3], <u>HRESET\_REQ</u>, TRIG\_OUT/READY/QUIESCE, MSRCID[2:4], ASLEEP. The DMA\_DACK[0:1] and TEST\_SEL pins must be set to a proper state during POR configuration. Refer to the pinout listing table (Table 57) for more details. Refer to the *PCI 2.2 Local Bus Specifications*, for all pullups required for PCI.

### 21.7 Output Buffer DC Impedance

The MPC8533E drivers are characterized over process, voltage, and temperature. For all buses, the driver is a push-pull single-ended driver type (open drain for  $I^2C$ ). To measure  $Z_0$  for the single-ended drivers, an external resistor is connected from the chip pad to  $OV_{DD}$  or GND. Then, the value of each resistor is varied until the pad voltage is  $OV_{DD}/2$  (see Figure 63). The output impedance is the average of two components, the resistances of the pull-up and pull-down devices. When data is held high, SW1 is closed (SW2 is open) and R<sub>P</sub> is trimmed until the voltage at the pad equals  $OV_{DD}/2$ . R<sub>P</sub> then becomes the



System Design Information

Figure 65 shows the JTAG interface connection.



#### Notes:

- 1. The COP port and target board should be able to independently assert HRESET and TRST to the processor in order to fully control the processor as shown here.
- 2. Populate this with a  $10-\Omega$  resistor for short-circuit/current-limiting protection.
- 3. The KEY location (pin 14) is not physically present on the COP header.
- 4. Although pin 12 is defined as a No Connect, some debug tools may use pin 12 as an additional GND pin for improved signal integrity.
- This switch is included as a precaution for BSDL testing. The switch should be closed to position A during BSDL testing to avoid accidentally asserting the TRST line. If BSDL testing is not being performed, this switch should be closed to position B.
- 6. Asserting SRESET causes a machine check interrupt to the e500 core.

#### Figure 65. JTAG Interface Connection



Option 2

- If PCI arbiter is disabled during POR,
- All AD pins will be in the input state. Therefore, all ADs pins need to be grouped together and tied to  $OV_{DD}$  through a single (or multiple) 10-k $\Omega$  resistor(s).
- All PCI control pins can be grouped together and tied to  $OV_{DD}$  through a single 10-k $\Omega$  resistor.

### 21.12 Guideline for LBIU Termination

If the LBIU parity pins are not used, the following list shows the termination recommendation:

- For LDP[0:3]: tie them to ground or the power supply rail via a 4.7-k $\Omega$  resistor.
- For LPBSE: tie it to the power supply rail via a 4.7-k $\Omega$  resistor (pull-up resistor).

# 22 Device Nomenclature

Ordering information for the parts fully covered by this hardware specifications document is provided in Section 22.3, "Part Marking." Contact your local Freescale sales office or regional marketing team for order information.

### 22.1 Industrial and Commercial Tier Qualification

The MPC8533E device has been tested to meet the commercial tier qualification. Table 69 provides a description for commercial and industrial qualifications.

Tier <sup>1</sup>	Typical Application Use Time	Power-On Hours	Example of Typical Applications
Commercial	5 years	Part-time/ Full-Time	PC's, consumer electronics, office automation, SOHO networking, portable telecom products, PDAs, etc.
Industrial	10 years	Typically Full-Time	Installed telecom equipment, work stations, servers, warehouse equipment, etc.

Table 69. Commercial and Industrial Description

Note:

1. Refer to Table 2 for operating temperature ranges. Temperature is independent of tier and varies per product.