

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Details	
Product Status	Obsolete
Core Processor	PIC
Core Size	16-Bit
Speed	40 MIPs
Connectivity	I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	35
Program Memory Size	16KB (5.5K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 13x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	44-VQFN Exposed Pad
Supplier Device Package	44-QFN (8x8)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24hj16gp304-e-ml

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

PIC24HJ32GP202/204 and PIC24HJ16GP304 Product Families

The device names, pin counts, memory sizes and peripheral availability of each family are listed in Table 1, followed by their pinout diagrams.

TABLE I. TIC	24110				1.102		01 30						r	
		2rV			Re	mappa	ble Pe	ripher	als				(
Device	Pins	Program Flash Memory (Kbytes)	MAA	Remappable Pins	16-bit Timer	Input Capture	Output Compare Standard PWM	UART	External Interrupts ⁽²⁾	IdS	10/12-bit ADC	I²C™	l/O Pins (Maximum)	Packages
PIC24HJ32GP202	28	32	2	16	3(1)	4	2	1	3	1	1 ADC, 10 ch	1	21	SPDIP SOIC SSOP QFN-S
PIC24HJ32GP204	44	32	2	26	3(1)	4	2	1	3	1	1 ADC, 13 ch	1	35	QFN TQFP
PIC24HJ16GP304	44	16	2	26	3(1)	4	2	1	3	1	1 ADC, 13 ch	1	35	QFN TQFP

TABLE 1: PIC24HJ32GP202/204 AND PIC24HJ16GP304 CONTROLLER FAMILIES

Note 1: Only two out of three timers are remappable.

2: Only two out of three interrupts are remappable.

NOTES:


4.4 Special Function Register Maps


TABLE 4-1: CPU CORE REGISTERS MAP

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
WREG0	0000								Working Re	gister 0								0000
WREG1	0002								Working Re	gister 1								0000
WREG2	0004								Working Re	gister 2								0000
WREG3	0006								Working Re	gister 3								0000
WREG4	0008								Working Re	gister 4								0000
WREG5	000A								Working Re	gister 5								0000
WREG6	000C								Working Re	gister 6								0000
WREG7	000E								Working Re	gister 7								0000
WREG8	0010								Working Re	gister 8								0000
WREG9	0012								Working Re	gister 9								0000
WREG10	0014								Working Re	gister 10								0000
WREG11	0016								Working Re	gister 11								0000
WREG12	0018								Working Re	gister 12								0000
WREG13	001A								Working Re	gister 13								0000
WREG14	001C								Working Re	gister 14								0000
WREG15	001E								Working Re	gister 15								0800
SPLIM	0020							Sta	ck Pointer Li	mit Register								xxxx
PCL	002E							Program	n Counter Lo	w Word Reg	jister							0000
PCH	0030	_		—	_			_	_			Progra	m Counter	High Byte R	legister			0000
TBLPAG	0032	_		—	_			_	_			Table F	Page Addre	ss Pointer R	Register			0000
PSVPAG	0034	_		_	_			_	_		Progra	am Memory	Visibility P	age Addres:	s Pointer Re	egister		0000
RCOUNT	0036							Repe	eat Loop Cou	inter Registe	er					_		xxxx
SR	0042	_		_	_			_	DC	IPL2	IPL1	IPL0	RA	Ν	OV	Z	С	0000
CORCON	0044	_		_	—	_			_	—		_	-	IPL3	PSV	_		0000
DISICNT	0052	_							Disable	e Interrupts	Counter R	egister						xxxx

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.







6.5 External Reset (EXTR)

The external Reset is generated by driving the MCLR pin low. The MCLR pin is a Schmitt trigger input with an additional glitch filter. Reset pulses that are longer than the minimum pulse-width will generate a Reset. Refer to **Section 22.0** "**Electrical Characteristics**" for minimum pulse-width specifications. The External Reset (MCLR) Pin (EXTR) bit in the Reset Control (RCON) register is set to indicate the MCLR Reset.

6.5.1 EXTERNAL SUPERVISORY CIRCUIT

Many systems have external supervisory circuits that generate reset signals to Reset multiple devices in the system. This external Reset signal can be directly connected to the MCLR pin to Reset the device when the rest of system is Reset.

6.5.2 INTERNAL SUPERVISORY CIRCUIT

When using the internal power supervisory circuit to Reset the device, the external reset pin (MCLR) should be tied directly or resistively to VDD. In this case, the MCLR pin will not be used to generate a Reset. The external reset pin (MCLR) does not have an internal pull-up and must not be left unconnected.

6.6 Software RESET Instruction (SWR)

Whenever the RESET instruction is executed, the device will assert SYSRST, placing the device in a special Reset state. This Reset state will not re-initialize the clock. The clock source in effect prior to the RESET instruction will remain. SYSRST is released at the next instruction cycle, and the reset vector fetch will commence.

The Software Reset (Instruction) Flag (SWR) bit in the Reset Control register (RCON<6>) is set to indicate the software Reset.

6.7 Watchdog Time-out Reset (WDTO)

Whenever a Watchdog <u>time-out</u> occurs, the device will asynchronously assert SYSRST. The clock source will remain unchanged. A WDT time-out during Sleep or Idle mode will wake-up the processor, but will not reset the processor.

The Watchdog Timer Time-out Flag bit (WDTO) in the Reset Control register (RCON<4>) is set to indicate the Watchdog Reset. Refer to **Section 19.4 "Watchdog Timer (WDT)"** for more information on Watchdog Reset.

6.8 Trap Conflict Reset

If a lower-priority hard trap occurs while a higher-priority trap is being processed, a hard trap conflict Reset occurs. The hard traps include exceptions of priority level 13 through level 15, inclusive. The address error (level 13) and oscillator error (level 14) traps fall into this category.

The Trap Reset Flag bit (TRAPR) in the Reset Control register (RCON<15>) is set to indicate the Trap Conflict Reset. Refer to **Section 7.0 "Interrupt Controller"** for more information on trap conflict Resets.

7.0 INTERRUPT CONTROLLER

- Note 1: This data sheet summarizes the features of the PIC24HJ32GP202/204 and PIC24HJ16GP304 family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **"Section 6. Interrupts"** (DS70184) of the *"dsPIC33F/PIC24H Family Reference Manual"*, which is available from the Microchip website (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The PIC24HJ32GP202/204 and PIC24HJ16GP304 interrupt controllers reduce the numerous peripheral interrupt request signals to a single interrupt request signal to the PIC24HJ32GP202/204 and PIC24HJ16GP304 CPU.

It has the following features:

- · Up to eight processor exceptions and software traps
- Seven user-selectable priority levels
- Interrupt Vector Table (IVT) with up to 118 vectors
- A unique vector for each interrupt or exception source
- · Fixed priority within a specified user priority level
- Alternate Interrupt Vector Table (AIVT) for debug support
- · Fixed interrupt entry and return latencies

7.1 Interrupt Vector Table

Figure 7-1 shows the Interrupt Vector Table. The IVT resides in program memory, starting at location 0x000004. The IVT contains 126 vectors consisting of eight nonmaskable trap vectors and up to 118 sources of interrupt. In general, each interrupt source has its own vector. Each interrupt vector contains a 24 bit wide address. The value programmed into each interrupt vector location is the starting address of the associated Interrupt Service Routine (ISR).

Interrupt vectors are prioritized in terms of their natural priority; this priority is linked to their position in the vector table. Lower addresses generally have a higher natural priority. For example, the interrupt associated with vector 0 will take priority over interrupts at any other vector address.

PIC24HJ32GP202/204 and PIC24HJ16GP304 devices implement up to 21 unique interrupts and 4 nonmaskable traps. These are summarized in Table 7-1 and Table 7-2.

7.1.1 ALTERNATE INTERRUPT VECTOR TABLE

The Alternate Interrupt Vector Table (AIVT) is located after the IVT, as shown in Figure 7-1. Access to the AIVT is provided by the ALTIVT control bit (INTCON2<15>). If the ALTIVT bit is set, all interrupt and exception processes use the alternate vectors instead of the default vectors. The alternate vectors are organized in the same manner as the default vectors.

The AIVT supports debugging by providing a means to switch between an application and a support environment without requiring the interrupt vectors to be reprogrammed. This feature also enables switching between applications for evaluation of different software algorithms at run time. If the AIVT is not needed, the AIVT should be programmed with the same addresses used in the IVT.

7.2 Reset Sequence

A device Reset is not a true exception because the interrupt controller is not involved in the Reset process. The device clear its registers in response to a Reset, which forces the PC to zero. The microcontroller then begins the program execution at location 0x000000. The user application can use a GOTO instruction at the Reset address which redirects program execution to the appropriate start-up routine.

Note: Any unimplemented or unused vector locations in the IVT and AIVT should be programmed with the address of a default interrupt handler routine that contains a RESET instruction.

U-0	R/W-0 INT2IE	U-0	U-0	U-0	U-0	U-0			
_	INT2IE								
					_	_			
						bit 8			
R/W-0	U-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0 SI2C1IE			
IC7IE	C7IE — INT1IE CNIE — MI2C1IE								
	W = Writable I	oit	U = Unimplen	nented bit_rea	id as '0'				
						nown			
	. 2.1.0 000		0 2000 000						
nimplemen	ted: Read as '0)'							
T2IE: Exter	nal Interrupt 2 I	Enable bit							
= Interrupt r	equest enabled	ł							
= Interrupt r	equest not ena	bled							
nimplemen	ted: Read as 'o)'							
•	•	•	Enable bit						
7IE: Input C	Capture Channe	el 7 Interrupt E	Enable bit						
•	•								
-	-								
-									
	•								
VIE: Input C	hange Notifica	tion Interrupt	Enable bit						
•	•								
-	-								
-									
		•	able bit						
-	-		blo bit						
		-							
	T2IE: Exter = Interrupt r = Interrupt r BIE: Input C = Interrupt r = Interrupt r = Interrupt r = Interrupt r = Interrupt r = Interrupt r = Interrupt r NIE: Input C = Interrupt r NIE: Input C = Interrupt r = Interrupt r	W = Writable R '1' = Bit is set himplemented: Read as '0 T2IE: External Interrupt 2 I Interrupt request enabled Interrupt request not ena himplemented: Read as '0 8IE: Input Capture Channe Interrupt request enabled Interrupt request enabled Interrupt request not ena 7IE: Input Capture Channe Interrupt request not ena himplemented: Read as '0 T1IE: External Interrupt 1 I Interrupt request not ena himplemented: Read as '0 T1IE: External Interrupt 1 I Interrupt request not ena himplemented: Read as '0 Interrupt request not ena himplemented: Read as '0 Interrupt request not ena NIE: Input Change Notifica Interrupt request not ena himplemented: Read as '0 I2C1IE: I2C1 Master Event Interrupt request not ena ACC1IE: I2C1 Slave Events Interrupt request enabled Interrupt request enabled Interrupt request not ena Herrupt request not ena Interrupt request not ena	W = Writable bit (1' = Bit is set (1' = Bit is	W = Writable bit U = Unimplemented: nimplemented: Read as '0' T2IE: External Interrupt 2 Enable bit = Interrupt request enabled = Interrupt request enabled = Interrupt request not enabled nimplemented: Read as '0' 8IE: Input Capture Channel 8 Interrupt Enable bit = Interrupt request enabled = Interrupt request not enabled 7IE: Input Capture Channel 7 Interrupt Enable bit = Interrupt request not enabled nimplemented: Read as '0' T1IE: Interrupt request not enabled nimplemented: Read as '0' T1IE: External Interrupt 1 Enable bit = Interrupt request not enabled NIE: Input Change Notification Interrupt Enable bit = Interrupt request not enabled NIE: Input Change Notification Interrupt Enable bit = Interrupt request not enabled NIE: Input Change Notification Interrupt Enable bit = Interrupt request not enabled implemented: Read as '0' <t< td=""><td>W = Writable bit U = Unimplemented bit, real inimplemented: Read as '0' T2IE: External Interrupt 2 Enable bit = Interrupt request enabled implemented: Read as '0' 8IE: Interrupt request not enabled nimplemented: Read as '0' 8IE: Input Capture Channel 8 Interrupt Enable bit = Interrupt request enabled Interrupt request enabled = Interrupt request not enabled TIE: Input Capture Channel 7 Interrupt Enable bit = Interrupt request not enabled Interrupt request enabled = Interrupt request not enabled Interrupt request not enabled implemented: Read as '0' T1IE: External Interrupt 1 Enable bit = Interrupt request not enabled Interrupt request not enabled NIE: Input Change Notification Interrupt Enable bit = Interrupt request not enabled Interrupt request not enabled NIE: Input Change Notification Interrupt Enable bit = Interrupt request not enabled Interrupt request not enabled interrupt request not enabled Interrupt request not enabled interrupt request not enabled Interrupt request not enabled <t< td=""><td>W = Writable bit U = Unimplemented bit, read as '0' t1' = Bit is set '0' = Bit is cleared x = Bit is unkn nimplemented: Read as '0' T2IE: External Interrupt 2 Enable bit Interrupt request enabled implemented: Read as '0' 8IE: Input Capture Channel 8 Interrupt Enable bit Interrupt request not enabled TIE: Interrupt request enabled Interrupt request not enabled TIE: Interrupt request enabled Interrupt request enabled Interrupt request not enabled TIE: Input Capture Channel 7 Interrupt Enable bit Interrupt request enabled Interrupt request enabled Interrupt request not enabled NIE: Interrupt request not enabled NIE: Interrupt request not enabled NIE: Input Change Notification Interrupt Enable bit Interrupt request not enabled Interrupt request not enabled NIE: Input Change Notification Interrupt Enable bit Interrupt request not enabled Interrupt request not enabled Interrupt request not enabled Interrupt request not enabled Interrupt</td></t<></td></t<>	W = Writable bit U = Unimplemented bit, real inimplemented: Read as '0' T2IE: External Interrupt 2 Enable bit = Interrupt request enabled implemented: Read as '0' 8IE: Interrupt request not enabled nimplemented: Read as '0' 8IE: Input Capture Channel 8 Interrupt Enable bit = Interrupt request enabled Interrupt request enabled = Interrupt request not enabled TIE: Input Capture Channel 7 Interrupt Enable bit = Interrupt request not enabled Interrupt request enabled = Interrupt request not enabled Interrupt request not enabled implemented: Read as '0' T1IE: External Interrupt 1 Enable bit = Interrupt request not enabled Interrupt request not enabled NIE: Input Change Notification Interrupt Enable bit = Interrupt request not enabled Interrupt request not enabled NIE: Input Change Notification Interrupt Enable bit = Interrupt request not enabled Interrupt request not enabled interrupt request not enabled Interrupt request not enabled interrupt request not enabled Interrupt request not enabled <t< td=""><td>W = Writable bit U = Unimplemented bit, read as '0' t1' = Bit is set '0' = Bit is cleared x = Bit is unkn nimplemented: Read as '0' T2IE: External Interrupt 2 Enable bit Interrupt request enabled implemented: Read as '0' 8IE: Input Capture Channel 8 Interrupt Enable bit Interrupt request not enabled TIE: Interrupt request enabled Interrupt request not enabled TIE: Interrupt request enabled Interrupt request enabled Interrupt request not enabled TIE: Input Capture Channel 7 Interrupt Enable bit Interrupt request enabled Interrupt request enabled Interrupt request not enabled NIE: Interrupt request not enabled NIE: Interrupt request not enabled NIE: Input Change Notification Interrupt Enable bit Interrupt request not enabled Interrupt request not enabled NIE: Input Change Notification Interrupt Enable bit Interrupt request not enabled Interrupt request not enabled Interrupt request not enabled Interrupt request not enabled Interrupt</td></t<>	W = Writable bit U = Unimplemented bit, read as '0' t1' = Bit is set '0' = Bit is cleared x = Bit is unkn nimplemented: Read as '0' T2IE: External Interrupt 2 Enable bit Interrupt request enabled implemented: Read as '0' 8IE: Input Capture Channel 8 Interrupt Enable bit Interrupt request not enabled TIE: Interrupt request enabled Interrupt request not enabled TIE: Interrupt request enabled Interrupt request enabled Interrupt request not enabled TIE: Input Capture Channel 7 Interrupt Enable bit Interrupt request enabled Interrupt request enabled Interrupt request not enabled NIE: Interrupt request not enabled NIE: Interrupt request not enabled NIE: Input Change Notification Interrupt Enable bit Interrupt request not enabled Interrupt request not enabled NIE: Input Change Notification Interrupt Enable bit Interrupt request not enabled Interrupt request not enabled Interrupt request not enabled Interrupt request not enabled Interrupt			

REGISTER 7-9: IEC1: INTERRUPT ENABLE CONTROL REGISTER 1

9.6 Power-Saving Control Registers

REGISTER	9-1: PMC	01: PERIPHER	AL MODUL	E DISABLE CO	ONTROL R	EGISTER 1	
U-0	U-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0
_	_	T3MD	T2MD	T1MD		—	—
bit 15							bit 8
R/W-0	U-0	R/W-0	U-0	R/W-0	U-0	U-0	R/W-0
I2C1MD	—	U1MD	_	SPI1MD	_		AD1MD ⁽¹⁾
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplem	ented bit, re	ad as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	red	x = Bit is un	known
bit 15-14	Unimpleme	nted: Read as ')'				
bit 13	T3MD: Time	r3 Module Disat	ole bit				
		nodule is disable nodule is enable					
bit 12	T2MD: Time	r2 Module Disab	ole bit				
	-	nodule is disable					
	• • • • • • • • • • • • • • • • • • • •	nodule is enable	-				
bit 11	1 = Timer1 r	r1 Module Disat nodule is disable	ed				
h:+ 40 0		nodule is enable					
bit 10-8 bit 7	-	nted: Read as 'o C1 Module Disab					
DIL 7	-	dule is disabled					
		dule is enabled					
bit 6	Unimpleme	nted: Read as ')'				
bit 5	U1MD: UAR	T1 Module Disa	ble bit				
		module is disable module is enable					
bit 4	Unimpleme	nted: Read as 'o)'				
bit 3	SPI1MD: SF	PI1 Module Disat	ole bit				
		odule is disabled odule is enabled					
bit 2-1	Unimpleme	nted: Read as 'o)'				
bit 0	AD1MD: AD	C1 Module Disa	ble bit ⁽¹⁾				
	1 = ADC1 m 0 = ADC1 m	odule is disable	b				

REGISTER 9-1: PMD1: PERIPHERAL MODULE DISABLE CONTROL REGISTER 1

Note 1: PCFGx bits have no effect if the ADC module is disabled by setting this bit. In this case, all port pins multiplexed with ANx will be in Digital mode.

10.9 Peripheral Pin Select Registers

The PIC24HJ32GP202/204 and PIC24HJ16GP304 devices implement 17 registers for remappable peripheral configuration:

- Input Remappable Peripheral Registers (9)
- Output Remappable Peripheral Registers (8)
- Note: Input and Output Register values can only be changed if the IOLOCK bit (OSC-CON<6>) = 0. See Section 10.6.3.1 "Control Register Lock" for a specific command sequence.

REGISTER 10-19: RPOR9: PERIPHERAL PIN SELECT OUTPUT REGISTER 9

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—			RP19R<4:0>		
bit 15							bit 8
11_0	11_0	11.0					

0-0	0-0	0-0	10/00-0	10.00-0	10/00-0	10/00-0	10/00-0
—	—	—			RP18R<4:0>		
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **RP19R<4:0>:** Peripheral Output Function is Assigned to RP19 Output Pin (see Table 10-2 for peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP18R<4:0>:** Peripheral Output Function is Assigned to RP18 Output Pin (see Table 10-2 for peripheral function numbers)

REGISTER 10-20: RPOR10: PERIPHERAL PIN SELECT OUTPUT REGISTER 10

U-0							
	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—		—			RP21R<4:0	>	
bit 15							bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	_				RP20R<4:0	>	
bit 7		·					bit 0
Legend:							
R = Readable b	oit	W = Writable I	oit	U = Unimpler	mented bit, rea	ad as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown

bit 12-8 **RP21R<4:0>:** Peripheral Output Function is Assigned to RP21 Output Pin (see Table 10-2 for peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP20R<4:0>:** Peripheral Output Function is Assigned to RP20 Output Pin (see Table 10-2 for peripheral function numbers)

14.2 Output Compare Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access
	the product page using the link above,
	enter this URL in your browser:
	http://www.microchip.com/wwwproducts/
	Devices.aspx?dDocName=en530271


14.2.1 KEY RESOURCES

- Section 13. "Output Compare" (DS70209)
- Code Samples
- Application Notes
- Software Libraries
- · Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- Development Tools

14.3 Output Compare Register

REGISTER 14-1: OCxCON: OUTPUT COMPARE x CONTROL REGISTER

U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
_	—	OCSIDL		_	_	—	_
bit 15	·						bit 8
			D A 110	D AAL O	DMU O	DAMA	DANA
U-0	U-0	U-0	R-0 HC	R/W-0	R/W-0	R/W-0	R/W-0
			OCFLT	OCTSEL		OCM<2:0>	L:1
bit 7							bit (
Legend:		HC = Cleared in	Hardware	HS = Set in H	lardware		
R = Readab	le bit	W = Writable bi	t	U = Unimpler	mented bit, rea	ad as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 13 bit 12-5 bit 4	1 = Output C 0 = Output C Unimplemen OCFLT: PWI	op Output Compa compare x will ha compare x will con nted: Read as '0' M Fault Condition	It in CPU Idle ntinue to opera	mode ate in CPU Idle			
bit 3	0 = No PWM (This bit is or OCTSEL: Of	ult condition has I Fault condition I nly used when O utput Compare Ti s the clock source	nas occurred CM<2:0> = 11 mer Select bit	.1.)	e only)		
		s the clock source					
bit 2-0	111 = PWM 110 = PWM 101 = Initiali: 100 = Initiali: 011 = Comp 010 = Initiali: 001 = Initiali:	Output Compare mode on OCx, F mode on OCx, F ze OCx pin low, g ze OCx pin low, g are event toggles ze OCx pin high, ze OCx pin low, g t compare chann	ault pin enable ault pin disabl generate conti generate single OCx pin compare even compare even	ed ed nuous output p e output pulse o nt forces OCx p	on OCx pin in low	pin	



NOTES:

Base Status Flags Assembly # of # of Instr Assembly Syntax Description Mnemonic Words Cycles Affected # RCALL 47 Relative Call 2 RCALL Expr 1 None RCALL Computed Call 1 2 None Wn 48 REPEAT REPEAT #lit14 Repeat Next Instruction lit14 + 1 times 1 1 None REPEAT Repeat Next Instruction (Wn) + 1 times 1 1 None Wn 49 RESET RESET Software device Reset 1 1 None 50 RETFIE 1 3 (2) RETFIE Return from interrupt None 51 RETLW #lit10,Wn Return with literal in Wn 1 3 (2) None RETLW 52 RETURN Return from Subroutine 1 3 (2) RETURN None 53 RLC f = Rotate Left through Carry f 1 C,N,Z RLC f 1 WREG = Rotate Left through Carry f RLC f.WREG 1 1 C,N,Z RLC Ws,Wd Wd = Rotate Left through Carry Ws 1 1 C,N,Z 1 54 RLNC RLNC f f = Rotate Left (No Carry) f 1 N,Z WREG = Rotate Left (No Carry) f RLNC f,WREG 1 1 N,Z Wd = Rotate Left (No Carry) Ws RLNC Ws,Wd 1 1 N,Z RRC 55 f f = Rotate Right through Carry f 1 1 C,N,Z RRC RRC f,WREG WREG = Rotate Right through Carry f 1 1 C,N,Z RRC Ws,Wd Wd = Rotate Right through Carry Ws 1 1 C,N,Z 56 RRNC RRNC f = Rotate Right (No Carry) f 1 1 N,Z f WREG = Rotate Right (No Carry) f 1 N,Z RRNC 1 f,WREG Wd = Rotate Right (No Carry) Ws 1 1 N,Z RRNC Ws,Wd 57 SE SE Ws,Wnd Wnd = sign-extended Ws 1 1 C,N,Z 58 SETM SETM f f = 0xFFFF1 1 None WREG = 0xFFFF 1 1 SETM WREG None Ws = 0xFFFF SETM 1 1 None Ws SL f = Left Shift f C,N,OV,Z 59 SL f 1 1 SL f,WREG WREG = Left Shift f 1 1 C,N,OV,Z SL Ws,Wd Wd = Left Shift Ws 1 1 C,N,OV,Z Wnd = Left Shift Wb by Wns 1 SL 1 N.Z Wb, Wns, Wnd Wb,#lit5,Wnd Wnd = Left Shift Wb by lit5 1 1 N,Z SL 60 SUB f = f - WREG 1 C,DC,N,OV,Z 1 SUB f SUB f,WREG WREG = f - WREG 1 1 C,DC,N,OV,Z Wn = Wn - lit10SUB #lit.10.Wn 1 1 C,DC,N,OV,Z SUB Wb,Ws,Wd Wd = Wb - Ws 1 1 C,DC,N,OV,Z 1 Wd = Wb - lit5 Wb,#lit5,Wd 1 C,DC,N,OV,Z SUB 61 SUBB $f = f - WREG - (\overline{C})$ 1 1 C,DC,N,OV,Z SUBB f f,WREG WREG = f - WREG - (\overline{C}) 1 1 C,DC,N,OV,Z SUBB $Wn = Wn - lit10 - (\overline{C})$ 1 C,DC,N,OV,Z SUBB #lit10,Wn 1 SUBB $Wd = Wb - Ws - (\overline{C})$ 1 1 C,DC,N,OV,Z Wb,Ws,Wd SUBB Wb,#lit5,Wd $Wd = Wb - lit5 - (\overline{C})$ 1 1 C,DC,N,OV,Z 62 SUBR SUBR f f = WREG - f 1 1 C,DC,N,OV,Z f,WREG WREG = WREG - f 1 1 C,DC,N,OV,Z SUBR Wd = Ws - Wb 1 C,DC,N,OV,Z SUBR Wb,Ws,Wd 1 Wb,#lit5,Wd Wd = lit5 - Wb C,DC,N,OV,Z SUBR 1 1 63 SUBBR SUBBR f $f = WREG - f - (\overline{C})$ 1 1 C,DC,N,OV,Z WREG = WREG - $f - (\overline{C})$ SUBBR 1 1 C,DC,N,OV,Z f,WREG SUBBR Wb,Ws,Wd $Wd = Ws - Wb - (\overline{C})$ 1 1 C,DC,N,OV,Z $Wd = lit5 - Wb - (\overline{C})$ 1 1 C,DC,N,OV,Z SUBBR Wb,#lit5,Wd 64 SWAP 1 SWAP.b Wn Wn = nibble swap Wn 1 None SWAP Wn = byte swap Wn 1 1 None Wn 65 TBLRDH Read Prog<23:16> to Wd<7:0> 1 2 TBLRDH Ws,Wd None

INSTRUCTION SET OVERVIEW (CONTINUED) TABLE 20-2:

21.7 MPLAB SIM Software Simulator

The MPLAB SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC[®] DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB SIM Software Simulator fully supports symbolic debugging using the MPLAB C Compilers, and the MPASM and MPLAB Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

21.8 MPLAB REAL ICE In-Circuit Emulator System

MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs PIC[®] Flash MCUs and dsPIC[®] Flash DSCs with the easy-to-use, powerful graphical user interface of the MPLAB Integrated Development Environment (IDE), included with each kit.

The emulator is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with incircuit debugger systems (RJ11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

The emulator is field upgradable through future firmware downloads in MPLAB IDE. In upcoming releases of MPLAB IDE, new devices will be supported, and new features will be added. MPLAB REAL ICE offers significant advantages over competitive emulators including low-cost, full-speed emulation, run-time variable watches, trace analysis, complex breakpoints, a ruggedized probe interface and long (up to three meters) interconnection cables.

21.9 MPLAB ICD 3 In-Circuit Debugger System

MPLAB ICD 3 In-Circuit Debugger System is Microchip's most cost effective high-speed hardware debugger/programmer for Microchip Flash Digital Signal Controller (DSC) and microcontroller (MCU) devices. It debugs and programs PIC[®] Flash microcontrollers and dsPIC[®] DSCs with the powerful, yet easyto-use graphical user interface of MPLAB Integrated Development Environment (IDE).

The MPLAB ICD 3 In-Circuit Debugger probe is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with a connector compatible with the MPLAB ICD 2 or MPLAB REAL ICE systems (RJ-11). MPLAB ICD 3 supports all MPLAB ICD 2 headers.

21.10 PICkit 3 In-Circuit Debugger/ Programmer and PICkit 3 Debug Express

The MPLAB PICkit 3 allows debugging and programming of PIC[®] and dsPIC[®] Flash microcontrollers at a most affordable price point using the powerful graphical user interface of the MPLAB Integrated Development Environment (IDE). The MPLAB PICkit 3 is connected to the design engineer's PC using a full speed USB interface and can be connected to the target via an Microchip debug (RJ-11) connector (compatible with MPLAB ICD 3 and MPLAB REAL ICE). The connector uses two device I/O pins and the reset line to implement in-circuit debugging and In-Circuit Serial Programming[™].

The PICkit 3 Debug Express include the PICkit 3, demo board and microcontroller, hookup cables and CDROM with user's guide, lessons, tutorial, compiler and MPLAB IDE software.

TABLE 22-5: DC CHARACTERISTICS: OPERATING CURRENT (IDD)

DC CHARACT	ERISTICS		(unless oth	$\begin{array}{llllllllllllllllllllllllllllllllllll$						
Parameter No. ⁽³⁾	Typical ⁽²⁾	Max	Units	S Conditions						
Operating Cur	rent (IDD) ⁽¹⁾									
DC20d	20	30	mA	-40°C						
DC20a	19	22	mA	+25°C	3.3V	10 MIPS ⁽³⁾				
DC20b	19	25	mA	+85°C	3.3V	10 1011950				
DC20c	19	30	mA	+125°C						
DC21d	28	40	mA	-40°C						
DC21a	27	30	mA	+25°C	- 3.3V	16 MIPS ⁽³⁾				
DC21b	27	32	mA	+85°C	5.5V	TO IVITES				
DC21c	27	36	mA	+125°C						
DC22d	33	50	mA	-40°C						
DC22a	33	40	mA	+25°C	2.2)/	20 MIPS ⁽³⁾				
DC22b	33	40	mA	+85°C	- 3.3V	20 MIPS(*)				
DC22c	33	50	mA	+125°C						
DC23d	44	60	mA	-40°C						
DC23a	43	50	mA	+25°C	2.2)/	30 MIPS ⁽³⁾				
DC23b	42	55	mA	+85°C	- 3.3V	30 MIPS(*)				
DC23c	41	65	mA	+125°C						
DC24d	55	75	mA	-40°C						
DC24a	54	65	mA	+25°C	2.2)/					
DC24b	52	70	mA	+85°C	- 3.3V	40 MIPS				
DC24c	51	80	mA	+125°C						

Note 1: IDD is primarily a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption. The test conditions for all IDD measurements are as follows:

• Oscillator is configured in EC mode with PLL, OSC1 is driven with external square wave from rail-torail (EC clock overshoot/undershoot < 250 mV required)

- CLKO is configured as an I/O input pin in the Configuration word
- All I/O pins are configured as inputs and pulled to Vss
- MCLR = VDD, WDT and FSCM are disabled
- · CPU, SRAM, program memory and data memory are operational
- No peripheral modules are operating; however, every peripheral is being clocked (defined PMDx bits are set to zero and unimplemented PMDx bits are set to one)
- CPU executing while(1) statement
- · JTAG is disabled
- 2: These parameters are characterized but not tested in manufacturing.
- 3: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.

DC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$				
Param No.	Symbol	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions
	lı∟	Input Leakage Current ^(2,3)					
DI50		I/O Pins 5V Tolerant ⁽⁴⁾	—	—	±2	μA	$Vss \le VPIN \le VDD,$ Pin at high-impedance
DI51		I/O Pins Not 5V Tolerant ⁽⁴⁾	_	_	±1	μA	$Vss \le VPIN \le VDD$, Pin at high-impedance, -40°C \le TA \le +85°C
DI51a		I/O Pins Not 5V Tolerant ⁽⁴⁾	_	_	±2	μA	Shared with external reference pins, $-40^{\circ}C \le TA \le +85^{\circ}C$
DI51b		I/O Pins Not 5V Tolerant ⁽⁴⁾	_	_	±3.5	μA	$Vss \le VPIN \le VDD$, Pin at high-impedance, -40°C ≤ TA ≤ +125°C
DI51c		I/O Pins Not 5V Tolerant ⁽⁴⁾	_	_	±8	μA	Analog pins shared with external reference pins, $-40^{\circ}C \le TA \le +125^{\circ}C$
DI55		MCLR	_	—	±2	μA	$Vss \leq V \text{PIN} \leq V \text{DD}$
DI56		OSC1	_	-	±2	μA	$\label{eq:VSS} \begin{array}{l} VSS \leq VPIN \leq VDD, \\ XT \text{ and } HS \text{ modes} \end{array}$

TABLE 22-9: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS (CONTINUED)

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.


2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

- 3: Negative current is defined as current sourced by the pin.
- 4: See the "Pin Diagrams" section for a list of digital-only and analog pins.
- **5:** VIL source < (Vss 0.3). Characterized but not tested.
- **6:** Non-5V tolerant pins VIH source > (VDD + 0.3), 5V tolerant pins VIH source > 5V or devices with USB, "D+" and "D-" VIH source > (VUSB + 0.3). Characterized but not tested.
- 7: Digital 5V tolerant pins cannot tolerate any "positive" input injection current from input sources > 5V.
- 8: Injection currents > | 0 | can affect the ADC results by approximately 4-6 counts.
- **9:** Any number and/or combination of I/O pins not excluded under IICL or IICH conditions are permitted provided the mathematical "absolute instantaneous" sum of the input injection currents from all pins do not exceed the specified limit. Characterized but not tested.

NOTES:

24.0 DC AND AC DEVICE CHARACTERISTICS GRAPHS

Note: The graphs provided following this note are a statistical summary based on a limited number of samples and are provided for design guidance purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore, outside the warranted range.



PIC24HJ32GP202/204 AND PIC24HJ16GP30-