

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

2 0 0 0 0 0	
Product Status	Active
Core Processor	PIC
Core Size	16-Bit
Speed	20 MIPS
Connectivity	I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	35
Program Memory Size	16KB (5.5K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 13x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 150°C (TA)
Mounting Type	Surface Mount
Package / Case	44-TQFP
Supplier Device Package	44-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24hj16gp304-h-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	-	-
bit 15							bit 8
U-0	U-0	U-0	U-0	R/C-0	R/W-0	U-0	U-0
—	—	—	—	IPL3 ⁽¹⁾	PSV	—	—
bit 7							bit 0
Legend:		C = Clear only	/ bit				
R = Readabl	le bit	W = Writable	bit	-n = Value at	POR	'1' = Bit is set	
0' = Bit is cle	ared	'x = Bit is unk	nown	U = Unimpler	mented bit, read	l as '0'	
bit 15-4	Unimplemented: Read as '0'						
bit 3	IPL3: CPU Interrupt Priority Level Status bit 3 ⁽¹⁾						
1 = CPU interrupt priority level is greater than 7							
0 = CPU interrupt priority level is 7 or less							

REGISTER 3-2: CORCON: CORE CONTROL REGISTER

bit 2	PSV: Program Space Visibility in Data Space Enable bit
	1 = Program space visible in data space
	0 = Program space not visible in data space

bit 1-0 Unimplemented: Read as '0'

Note 1: The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU interrupt priority level.

3.5 Arithmetic Logic Unit (ALU)

The Arithmetic Logic Unit (ALU) is 16 bits wide and is capable of addition, subtraction, bit shifts and logic operations. Unless otherwise mentioned, arithmetic operations are 2's complement in nature. The ALU may affect the values of the Carry (C), Zero (Z), Negative (N), Overflow (OV) and Digit Carry (DC) Status bits in the SR register depending on the operation. The C and DC Status bits operate as Borrow and Digit Borrow bits respectively, for subtraction operations.

The ALU can perform 8-bit or 16-bit operations depending on the mode of the instruction that is used. Data for the ALU operation can come from the W register array, or data memory depending on the addressing mode of the instruction. Likewise, output data from the ALU can be written to the W register array or a data memory location.

Refer to the *"16-bit MCU and DSC Programmer's Reference Manual"* (DS70157) for more information on the SR bits affected by each instruction.

The CPU incorporates hardware support for both multiplication and division. This includes a dedicated hardware multiplier and a support hardware for 16-bit divisor division.

3.5.1 MULTIPLIER

Using the high-speed 17-bit x 17-bit multiplier, the ALU supports unsigned, signed or mixed-sign operation in several multiplication modes:

- 16-bit x 16-bit signed
- 16-bit x 16-bit unsigned
- 16-bit signed x 5-bit (literal) unsigned
- 16-bit unsigned x 16-bit unsigned
- 16-bit unsigned x 5-bit (literal) unsigned
- 16-bit unsigned x 16-bit signed
- 8-bit unsigned x 8-bit unsigned

3.5.2 DIVIDER

The divide block supports 32-bit/16-bit and 16-bit/16-bit signed and unsigned integer divide operations with the following data sizes.

- 32-bit signed/16-bit signed divide
- 32-bit unsigned/16-bit unsigned divide
- 16-bit signed/16-bit signed divide
- 16-bit unsigned/16-bit unsigned divide

The quotient for all divide instructions ends up in W0 and the remainder in W1. A 16-bit signed and unsigned DIV instructions can specify any W register for both the 16-bit divisor (Wn) and any W register (aligned) pair (W(m + 1):Wm) for the 32-bit dividend. The divide algorithm takes one cycle per bit of divisor, so both 32-bit/16-bit and 16-bit/16-bit instructions take the same number of cycles to execute.

3.5.3 MULTI-BIT DATA SHIFTER

The multi-bit data shifter is capable of performing up to 16-bit arithmetic or logic right shifts, or up to 16-bit left shifts in a single cycle. The source can be either a working register or a memory location.

The shifter requires a signed binary value to determine both the magnitude (number of bits) and direction of the shift operation. A positive value shifts the operand right. and a negative value shifts the operand left. A value of '0' does not modify the operand.

4.6 Interfacing Program and Data Memory Spaces

The device architecture uses a 24-bit-wide program space and a 16 bit wide data space. The architecture is also a modified Harvard scheme, which means that the data can also be present in the program space. To use this data successfully, it must be accessed in a way that preserves the alignment of information in both spaces.

Aside from normal execution, the architecture provides two methods by which program space can be accessed during operation:

- Using table instructions to access individual bytes or words anywhere in the program space
- Remapping a portion of the program space into the data space (Program Space Visibility)

Table instructions allow an application to read or write to small areas of the program memory. This capability makes the method ideal for accessing data tables that need to be updated periodically. It also allows access to all bytes of the program word. The remapping method allows an application to access a large block of data on a read-only basis, which is ideal for look ups from a large table of static data. The application can only access the least significant word of the program word.

4.6.1 ADDRESSING PROGRAM SPACE

Since the address ranges for the data and program spaces are 16 and 24 bits, respectively, a method is needed to create a 23-bit or 24-bit program address from 16-bit data registers. The solution depends on the interface method to be used.

For table operations, the 8-bit Table Page register (TBLPAG) is used to define a 32K word region within the program space. This is concatenated with a 16-bit EA to arrive at a full 24-bit program space address. In this format, the Most Significant bit of TBLPAG is used to determine if the operation occurs in the user memory (TBLPAG<7> = 0) or the configuration memory (TBLPAG<7> = 1).

For remapping operations, the 8-bit Program Space Visibility register (PSVPAG) is used to define a 16K word page in the program space. When the Most Significant bit of the EA is '1', PSVPAG is concatenated with the lower 15 bits of the EA to form a 23-bit program space address. Unlike table operations, this limits remapping operations strictly to the user memory area.

Table 4-24 and Figure 4-5 show how the program EA is created for table operations and remapping accesses from the data EA. Here, P<23:0> refers to a program space word, and D<15:0> refers to a data space word.

	Access	Program Space Address				
Access Type	Space	<23>	<22:16>	<15>	<14:1>	<0>
Instruction Access	User	0 PC<22:1> ()				0
(Code Execution)						
TBLRD/TBLWT	User	TBLPAG<7:0> Data EA<15:0>			Data EA<15:0>	
(Byte/Word Read/Write)		0xxx xxxx xxxx xxxx xxxx				
	Configuration	TB	TBLPAG<7:0> Data EA<15:0>		Data EA<15:0>	
		1xxx xxxx xxxx xxxx xxxx xxxx				
Program Space Visibility	User	0 PSVPAG<7:0> Data EA		Data EA<14:	0> ⁽¹⁾	
(Block Remap/Read)		0	0 xxxx xxxx		xxx xxxx xxxx xxxx	

TABLE 4-24: PROGRAM SPACE ADDRESS CONSTRUCTION

Note 1: Data EA<15> is always '1' in this case, but is not used in calculating the program space address. Bit 15 of the address is PSVPAG<0>.

5.0 FLASH PROGRAM MEMORY

- Note 1: This data sheet summarizes the features of the PIC24HJ32GP202/204 and PIC24HJ16GP304 family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Section 4. Program Memory" (DS70202) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The PIC24HJ32GP202/204 and PIC24HJ16GP304 devices contain internal Flash program memory to store and execute application code. The memory is readable, writable and erasable during normal operation over the entire VDD range.

Flash memory can be programmed in two ways:

- In-Circuit Serial Programming[™] (ICSP[™]) programming capability
- Run-Time Self-Programming (RTSP)

ICSP allows a device to be serially programmed while in the end application circuit. This is done with two lines for programming clock and programming data (one of the alternate programming pin pairs: PGECx/PGEDx), and three other lines for power (VDD), ground (VSS) and Master Clear (MCLR). This allows customers to manufacture boards with unprogrammed devices and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

RTSP is accomplished using TBLRD (table read) and TBLWT (table write) instructions. With RTSP, the user application can write program memory data either in 'blocks' or 'rows' of 64 instructions (192 bytes) at a time or a single program memory word, and erase program memory in blocks or 'pages' of 512 instructions (1536 bytes) at a time.


5.1 Table Instructions and Flash Programming

Regardless of the method used, all programming of Flash memory is done with the table read and table write instructions. These allow direct read and write access to the program memory space from the data memory while the device is in normal operating mode. The 24-bit target address in the program memory is formed using bits <7:0> of the TBLPAG register and the Effective Address (EA) from a W register specified in the table instruction, as shown in Figure 5-1.

The TBLRDL and the TBLWTL instructions are used to read or write to the bits<15:0> of program memory. TBLRDL and TBLWTL can access program memory in both Word and Byte modes.

The TBLRDH and TBLWTH instructions are used to read or write to bits<23:16> of program memory. TBLRDH and TBLWTH can also access program memory in Word or Byte mode.

FIGURE 5-1: ADDRESSING FOR TABLE REGISTERS



EXAMPLE 5-2: LOADING THE WRITE BUFFERS

_			
;	Set up NVMCO	N for row programming (operations
	MOV	#0x4001, W0	;
	MOV	W0, NVMCON	; Initialize NVMCON
;	Set up a poir	nter to the first prog	ram memory location to be written
;	program memo:	ry selected, and write	s enabled
	MOV	#0x0000, W0	;
	MOV	W0, TBLPAG	; Initialize PM Page Boundary SFR
	MOV	#0x6000, W0	; An example program memory address
;	Perform the '	TBLWT instructions to	write the latches
;	0th_program_	word	
	MOV	<pre>#LOW_WORD_0 , W2</pre>	;
	MOV	<pre>#HIGH_BYTE_0, W3</pre>	i
	TBLWTL	W2, [W0]	; Write PM low word into program latch
	TBLWTH	W3, [W0++]	; Write PM high byte into program latch
;	lst_program_	word	
	MOV	#LOW_WORD_1, W2	i
	MOV	<pre>#HIGH_BYTE_1, W3</pre>	i
		W2, [W0]	; Write PM low word into program latch
		W3, [W0++]	; Write PM high byte into program latch
;	F = c		
		#LOW_WORD_2, W2	;
		<pre>#HIGH_BYTE_2, W3</pre>	;
		W2, [W0]	; Write PM low word into program latch
	TBLWTH	W3, [W0++]	; Write PM high byte into program latch
	•		
	•		
	•		
;	63rd_program		
	MOV	#LOW_WORD_31, W2	;
	MOV	#HIGH_BYTE_31, W3	;
		W2, [W0]	; Write PM low word into program latch
	TBLWTH	W3, [W0++]	; Write PM high byte into program latch

EXAMPLE 5-3: INITIATING A PROGRAMMING SEQUENCE

DISI	#5	; Block all interrupts with priority less than 7 ; for next 5 instructions
MOV MOV MOV BSET NOP NOP	#0x55, W0 W0, NVMKEY #0xAA, W1 W1, NVMKEY NVMCON, #WR	<pre>; Write the 55 key ; ; Write the AA key ; Start the erase sequence ; Insert two NOPs after the ; erase command is asserted</pre>

6.3 System Reset

The PIC24HJ32GP202/204 and PIC24HJ16GP304 family of devices have two types of Reset:

- Cold Reset
- Warm Reset

A cold Reset is the result of a Power-on Reset (POR) or a Brown-out Reset (BOR). On a cold Reset, the FNOSC configuration bits in the FOSC device configuration register selects the device clock source. A warm Reset is the result of all other reset sources, including the RESET instruction. On warm Reset, the device will continue to operate from the current clock source as indicated by the Current Oscillator Selection bits (COSC<2:0>) in the Oscillator Control register (OSCCON<14:12>).

The device is kept in a Reset state until the system power supplies have stabilized at appropriate levels and the oscillator clock is ready. The sequence in which this occurs is shown in Figure 6-2.

Oscillator Mode	Oscillator Start-up Delay	Oscillator Start-up Timer	PLL Lock Time	Total Delay
FRC, FRCDIV16, FRCDIVN	Toscd	_	_	Toscd
FRCPLL	Toscd	—	TLOCK	TOSCD + TLOCK
XT	Toscd	Tost	—	TOSCD + TOST
HS	Toscd	Tost	—	TOSCD + TOST
EC	—	—		—
XTPLL	Toscd	Tost	TLOCK	TOSCD + TOST + TLOCK
HSPLL	Toscd	Tost	TLOCK	TOSCD + TOST + TLOCK
ECPLL	—	—	TLOCK	TLOCK
SOSC	Toscd	Тоѕт		TOSCD + TOST
LPRC	Toscd		_	Toscd

TABLE 6-1: OSCILLATOR DELAY

Note 1: TOSCD = Oscillator Start-up Delay (1.1 μs max for FRC, 70 μs max for LPRC). Crystal Oscillator start-up times vary with crystal characteristics, load capacitance, etc.

2: TOST = Oscillator Start-up Timer Delay (1024 oscillator clock period). For example, TOST = 102.4 μs for a 10 MHz crystal and TOST = 32 ms for a 32 kHz crystal.

3: TLOCK = PLL lock time (1.5 ms nominal), if PLL is enabled.

PIC24HJ32GP202/204 AND PIC24HJ16GP304

R/W-0	R-0	U-0	U-0	U-0	U-0	U-0	U-0			
ALTIVT	DISI	—	_	—	—	—	_			
bit 15							bit 8			
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0			
—	_	—		—	INT2EP	INT1EP	INT0EP			
bit 7							bit (
Legend:										
R = Readabl	e bit	W = Writable	bit	U = Unimple	mented bit, rea	d as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unki	nown			
bit 15	ALTIVT: Enat	ole Alternate In	terrupt Vecto	r Table bit						
		1 = Use alternate vector table								
		dard (default) v								
bit 14		struction Statu								
		ruction is active	-							
h:+ 40 0		ruction is not a								
bit 13-3	-	ted: Read as '								
bit 2			•	t Polarity Selec	t bit					
		on negative edg								
bit 1	•			t Dolarity Soloo	+ hit					
DILI	INT1EP: External Interrupt 1 Edge Detect Polarity Select bit 1 = Interrupt on negative edge									
	•	on positive edg	•							
bit 0 INTOEP: External Interrupt 0 Edge Detect Polarity Select bit										
	1 = Interrupt on negative edge									
	1 = Interrupt a	on negative edu	ne							

REGISTER 7-4: INTCON2: INTERRUPT CONTROL REGISTER 2

7.5 Interrupt Setup Procedures

7.5.1 INITIALIZATION

To configure an interrupt source at initialization:

- 1. Set the NSTDIS bit (INTCON1<15>) if nested interrupts are not desired.
- Select the user-assigned priority level for the interrupt source by writing the control bits in the appropriate IPCx register. The priority level will depend on the specific application and type of interrupt source. If multiple priority levels are not desired, the IPCx register control bits for all enabled interrupt sources can be programmed to the same non-zero value.

Note: At a device Reset, the IPCx registers are initialized such that all user interrupt sources are assigned to priority level 4.

- 3. Clear the interrupt flag status bit associated with the peripheral in the associated IFSx register.
- 4. Set the interrupt enable control bit associated with the source in the appropriate IECx register to enable the interrupt source.

7.5.2 INTERRUPT SERVICE ROUTINE

The method used to declare an Interrupt Service Routine (ISR) and initialize the IVT with the correct vector address depends on the programming language (C or Assembler) and the language development toolsuite used to develop the application.

In general, the user application must clear the interrupt flag in the appropriate IFSx register for the source of interrupt that the ISR handles. Otherwise, the program will re-enter the ISR immediately after exiting the routine. If the ISR is coded in assembly language, it must be terminated using a RETFIE instruction to unstack the saved PC value, SRL value and old CPU priority level.

7.5.3 TRAP SERVICE ROUTINE

A Trap Service Routine (TSR) is coded like an ISR, except that the appropriate trap status flag in the INTCON1 register must be cleared to avoid re-entry into the TSR.

7.5.4 INTERRUPT DISABLE

All user interrupts can be disabled using this procedure:

- 1. Push the current SR value onto the software stack using the PUSH instruction.
- 2. Force the CPU to priority level 7 by inclusive ORing the value OEh with SRL.

To enable user interrupts, the ${\tt POP}$ instruction can be used to restore the previous SR value.

Note:	Only user interrupts with a priority level of
	7 or lower can be disabled. Trap sources
	(level 8-level 15) cannot be disabled.

The DISI instruction provides a convenient way to disable interrupts of priority levels 1-6 for a fixed period of time. Level 7 interrupt sources are not disabled by the DISI instruction.

10.2 Open-Drain Configuration

In addition to the PORT, LAT and TRIS registers for data control, some port pins can also be individually configured for either digital or open-drain output. This is controlled by the Open-Drain Control register, ODCx, associated with each port. Setting any of the bits configures the corresponding pin to act as an open-drain output.

The open-drain feature allows the generation of outputs higher than VDD (e.g., 5V) on any desired 5V tolerant pins by using external pull-up resistors. The maximum open-drain voltage allowed is the same as the maximum VIH specification.

See the **"Pin Diagrams"** section for the available pins and their functionality.

10.3 Configuring Analog Port Pins

The AD1PCFG and TRIS registers control the operation of the Analog-to-Digital (A/D) port pins. The port pins that are desired as analog inputs must have their corresponding TRIS bit set (input). If the TRIS bit is cleared (output), the digital output level (VOH or VOL) will be converted.

The AD1PCFGL register has a default value of 0x0000; therefore, all pins that share ANx functions are analog (not digital) by default.

When the PORT register is read, all pins configured as analog input channels will read as cleared (a low level).

Pins configured as digital inputs will not convert an analog input. Analog levels on any pin that is defined as a digital input (including the ANx pins) can cause the input buffer to consume current that exceeds the device specifications.

10.4 I/O Port Write/Read Timing

One instruction cycle is required between a port direction change or port write operation and a read operation of the same port. Typically this instruction would be a NOP. Examples are shown in Example 10-1 and Example 10-2. This also applies to PORT bit operations, such as BSET PORTB, # RB0, which are single cycle read-modify-write. All PORT bit operations, such as MOV PORTB, W0 or BSET PORTB, # RBx, read the pin and *not* the latch.

10.5 Input Change Notification

The input change notification function of the I/O ports allows the PIC24HJ32GP202/204 and PIC24HJ16GP304 devices to generate interrupt requests to the processor in response to a change-of-state on selected input pins. This feature can detect input change-of-states even in Sleep mode, when the clocks are disabled. Depending on the device pin count, up to 31 external signals (CNx pin) can be selected (enabled) for generating an interrupt request on a change-of-state.

Four control registers are associated with the CN module. The CNEN1 and CNEN2 registers contain the interrupt enable control bits for each of the CN input pins. Setting any of these bits enables a CN interrupt for the corresponding pins.

Each CN pin also has a weak pull-up connected to it. The pull-ups act as a current source connected to the pin, and eliminate the need for external resistors when push button or keypad devices are connected. The pull-ups are enabled separately using the CNPU1 and CNPU2 registers, which contain the control bits for each of the CN pins. Setting any of the control bits enables the weak pull-ups for the corresponding pins.

Note: Pull-ups on change notification pins should always be disabled when the port pin is configured as a digital output.

EXAMPLE 10-1: PORT WRITE/READ EXAMPLE

MOV	0xFF00, W0	; Configure PORTB<15:8> as inputs
MOV	W0, TRISBB	; and PORTB<7:0> as outputs
NOP		; Delay 1 cycle
btss	PORTB, #13	; Next Instruction

EXAMPLE 10-2: PORT BIT OPERATIONS

PORTB,	#RB1	;Set	PORTB <rb1></rb1>	high
PORTB,	#RB6	;Set	PORTB <rb6></rb6>	high
PORTB,	#RB1	;Set	PORTB <rb1></rb1>	high
PORTB,	#RB6	;Set	PORTB <rb6></rb6>	high
LATB, 1	LATB1	;Set	PORTB <rb1></rb1>	high
LATB, 1	latb6	;Set	PORTB <rb6></rb6>	high
	PORTB, PORTB, PORTB, LATB,	PORTB, #RB6 PORTB, #RB1 PORTB, #RB6	PORTB, #RB6 ;Set PORTB, #RB1 ;Set PORTB, #RB6 ;Set LATB, LATB1 ;Set	<pre>PORTE, #RB6 ;Set PORTB<rb6> PORTE, #RB1 ;Set PORTB<rb1> PORTE, #RB6 ;Set PORTB<rb6> LATE, LATB1 ;Set PORTB<rb1></rb1></rb6></rb1></rb6></pre>

12.0 TIMER2/3 FEATURE

- Note 1: This data sheet summarizes the features of the PIC24HJ32GP202/204 and PIC24HJ16GP304 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Section 11. Timers" (DS70205) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to **Section 4.0 "Memory Organization"** in this data sheet for device-specific register and bit information.

The Timer2/3 feature has 32-bit timers that can also be configured as two independent 16-bit timers with selectable operating modes.

As a 32-bit timer, the Timer2/3 feature permits operation in three modes:

- Two Independent 16-bit timers (Timer2 and Timer3) with all 16-bit operating modes (except Asynchronous Counter mode)
- Single 32-bit timer (Timer2/3)
- Single 32-bit synchronous counter (Timer2/3)

The Timer2/3 feature also supports:

- Timer gate operation
- Selectable Prescaler Settings
- Timer operation during Idle and Sleep modes
- · Interrupt on a 32-bit Period Register Match
- Time Base for Input Capture and Output Compare Modules (Timer2 and Timer3 only)
- ADC1 Event Trigger (Timer2/3 only)

Individually, all eight of the 16-bit timers can function as synchronous timers or counters. They also offer the features that are listed above, except for the event trigger. The operating modes and enabled features are determined by setting the appropriate bit(s) in the T2CON and T3CON registers. T2CON registers are shown in generic form in Register 12-1. T3CON registers are shown in Register 12-2.

For 32-bit timer/counter operation, Timer2 is the least significant word (lsw), and Timer3 is the most significant word (msw) of the 32-bit timers.

Note: For 32-bit operation, T3CON control bits are ignored. Only T2CON control bit is used for setup and control. Timer2 clock and gate inputs are used for the 32-bit timer modules, but an interrupt is generated with the Timer3 interrupt flags.

12.1 32-bit Operation

To configure the Timer2/3 feature for 32-bit operation:

- 1. Set the corresponding T32 control bit.
- 2. Select the prescaler ratio for Timer2 using the TCKPS<1:0> bits.
- 3. Set the Clock and Gating modes using the corresponding TCS and TGATE bits.
- 4. Load the timer period value. PR3 contains the most significant word of the value, while PR2 contains the least significant word.
- 5. Set the interrupt enable bit T3IE, if interrupts are required. Use the priority bits T3IP<2:0> to set the interrupt priority. While Timer2 controls the timer, the interrupt appears as a Timer3 interrupt.
- 6. Set the corresponding TON bit.

The timer value at any point is stored in the register pair TMR3:TMR2. TMR3 always contains the most significant word of the count, while TMR2 contains the least significant word.

To configure any of the timers for individual 16-bit operation:

- 1. Clear the T32 bit corresponding to that timer.
- Select the timer prescaler ratio using the TCKPS<1:0> bits.
- 3. Set the Clock and Gating modes using the TCS and TGATE bits.
- 4. Load the timer period value into the PRx register.
- 5. If interrupts are required, set the interrupt enable bit, TxIE. Use the priority bits, TxIP<2:0>, to set the interrupt priority.
- 6. Set the TON bit.

16.2 I²C Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access
	the product page using the link above,
	enter this URL in your browser:
	http://www.microchip.com/wwwproducts/
	Devices.aspx?dDocName=en530271

16.2.1 KEY RESOURCES

- Section 13. "Inter-Integrated Circuit™ (I2C™)" (DS70195)
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- Development Tools

16.3 I²C Registers

I2CxCON and I2CxSTAT are control and status registers, respectively. The I2CxCON register is readable and writable. The lower six bits of I2CxSTAT are read-only. The remaining bits of the I2CSTAT are read/write.

- · I2CxRSR is the shift register used for shifting data
- I2CxRCV is the receive buffer and the register to which data bytes are written, or from which data bytes are read
- I2CxTRN is the transmit register to which bytes are written during a transmit operation
- The I2CxADD register holds the slave address
- A status bit, ADD10, indicates 10-bit Address mode
- I2CxBRG acts as the Baud Rate Generator (BRG) reload value

In receive operations, I2CxRSR and I2CxRCV together form a double-buffered receiver. When I2CxRSR receives a complete byte, it is transferred to I2CxRCV, and an interrupt pulse is generated.

REGISTER 17-2: UxSTA: UARTx STATUS AND CONTROL REGISTER (CONTINUED)

bit 5	ADDEN: Address Character Detect bit (bit 8 of received data = 1)
	 1 = Address Detect mode enabled. If 9-bit mode is not selected, this does not take effect 0 = Address Detect mode disabled
bit 4	RIDLE: Receiver Idle bit (read-only)
	1 = Receiver is Idle0 = Receiver is active
bit 3	PERR: Parity Error Status bit (read-only)
	1 = Parity error has been detected for the current character (character at the top of the receive FIFO)0 = Parity error has not been detected
bit 2	FERR: Framing Error Status bit (read-only)
	1 = Framing error has been detected for the current character (character at the top of the receive FIFO)
	0 = Framing error has not been detected
bit 1	OERR: Receive Buffer Overrun Error Status bit (read/clear only)
	1 = Receive buffer has overflowed
	0 = Receive buffer has not overflowed. Clearing a previously set OERR bit (1 \rightarrow 0 transition) will reset the receiver buffer and the UxRSR to the empty state
bit 0	URXDA: Receive Buffer Data Available bit (read-only)
	 1 = Receive buffer has data, at least one more character can be read 0 = Receive buffer is empty

Note 1: Refer to **Section 17. "UART**" (DS70188) in the *"dsPIC33F/PIC24H Family Reference Manual"* for information on enabling the UART module for transmit operation.

PIC24HJ32GP202/204 AND PIC24HJ16GP304

	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CH0NB	_	_			CH0SB<4:0>		
bit 15		_					bit
R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CH0NA	_	—			CH0SA<4:0>		
bit 7							bit
Legend:							
R = Readable	e bit	W = Writable t	oit	U = Unimple	mented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cl	eared	x = Bit is unkr	nown
bit 15		annel 0 Negative	-	for Sample B I	oit		
		0 negative input					
bit 11 12		0 negative input					
bit 14-13	•	nted: Read as '0					
bit 12-8		>: Channel 0 Po	-	-			
		SP204 and PIC2 annel 0 positive			/:		
	•						
	•						
	•						
		annel 0 positive					
	00001 = Ch a	annel 0 positive annel 0 positive annel 0 positive	input is AN1				
	00001 = Ch a 00000 = Ch a	annel 0 positive annel 0 positive	input is AN1 input is AN0				
	00001 = Cha 00000 = Cha PIC24HJ320	annel 0 positive annel 0 positive GP202 devices o	input is AN1 input is AN0 only:				
	00001 = Cha 00000 = Cha PIC24HJ320	annel 0 positive annel 0 positive	input is AN1 input is AN0 only:				
	00001 = Cha 00000 = Cha PIC24HJ320	annel 0 positive annel 0 positive GP202 devices o	input is AN1 input is AN0 only:				
	00001 = Cha 00000 = Cha PIC24HJ320 01100 = Cha • •	annel 0 positive annel 0 positive 6P202 devices o annel 0 positive	input is AN1 input is AN0 only:				
	00001 = Cha 00000 = Cha PIC24HJ32C 01100 = Cha • • • • 01000 = Res	annel 0 positive annel 0 positive GP202 devices o annel 0 positive served	input is AN1 input is AN0 only:				
	00001 = Cha 00000 = Cha PIC24HJ32C 01100 = Cha • • • 01000 = Res 00111 = Res	annel 0 positive annel 0 positive GP202 devices o annel 0 positive served served	input is AN1 input is AN0 only:				
	00001 = Cha 00000 = Cha PIC24HJ32C 01100 = Cha • • • • 01000 = Res	annel 0 positive annel 0 positive GP202 devices o annel 0 positive served served	input is AN1 input is AN0 only:				
	00001 = Cha 00000 = Cha PIC24HJ32C 01100 = Cha 01000 = Res 00111 = Res 00110 = Res	annel 0 positive annel 0 positive GP202 devices o annel 0 positive served served	input is AN1 input is AN0 only:				
	00001 = Cha 00000 = Cha PIC24HJ32C 01100 = Cha 01000 = Res 00111 = Res	annel 0 positive annel 0 positive GP202 devices o annel 0 positive served served served	input is AN1 input is AN0 only: input is AN12				
	00001 = Cha 00000 = Cha PIC24HJ32C 01100 = Cha	annel 0 positive annel 0 positive 6P202 devices o annel 0 positive served served served served	input is AN1 input is AN0 only: input is AN12 input is AN2				
	00001 = Cha 00000 = Cha 01100 = Cha 01000 = Res 00100 = Res 00111 = Res 00110 = Res 00110 = Cha 00010 = Cha	annel 0 positive annel 0 positive 6P202 devices o annel 0 positive served served served served annel 0 positive annel 0 positive	input is AN1 input is AN0 only: input is AN12 input is AN2 input is AN1				
bit 7	00001 = Cha 00000 = Cha PIC24HJ32C 01100 = Cha	annel 0 positive annel 0 positive SP202 devices o annel 0 positive served served served annel 0 positive annel 0 positive annel 0 positive	input is AN1 input is AN0 only: input is AN12 input is AN2 input is AN1 input is AN0		bit		
bit 7	00001 = Cha 00000 = Cha 01100 = Cha 01100 = Cha 01000 = Res 00111 = Res 00110 = Res 00110 = Res 00110 = Cha 00001 = Cha 00000 = Cha CHONA: Cha	annel 0 positive annel 0 positive 6P202 devices o annel 0 positive served served served served annel 0 positive annel 0 positive	input is AN1 input is AN0 only: input is AN12 input is AN1 input is AN1 e Input Select		Dit		
bit 7	00001 = Cha 00000 = Cha PIC24HJ32C 01100 = Cha 01000 = Res 00110 = Res 00110 = Res	annel 0 positive annel 0 positive 3P202 devices o annel 0 positive served served served annel 0 positive annel 0 positive annel 0 positive	input is AN1 input is AN0 only: input is AN12 input is AN1 input is AN1 e Input Select t is AN1		pit		

REGISTER 18-5: AD1CHS0: ADC1 INPUT CHANNEL 0 SELECT REGISTER

19.0 SPECIAL FEATURES

Note: This data sheet summarizes the features of the PIC24HJ32GP202/204 and PIC24HJ16GP304 devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "dsPIC33F/PIC24H Family Reference Manual". Please see the Microchip web site (www.microchip.com) for the latest dsPIC33F/PIC24H Family Reference Manual sections.

PIC24HJ32GP202/204 and PIC24HJ16GP304 devices include several features that are intended to maximize application flexibility and reliability, and minimize cost through elimination of external components. These are:

- Flexible configuration
- Watchdog Timer (WDT)
- Code Protection and CodeGuard[™] Security
- JTAG Boundary Scan Interface
- In-Circuit Serial Programming[™] (ICSP[™])
- In-Circuit Emulation

19.1 Configuration Bits

PIC24HJ32GP202/204 and PIC24HJ16GP304 devices provide nonvolatile memory implementation for device configuration bits. Refer to **Section 25. "Device Configuration"** (DS70194) of the *"dsPIC33F/PIC24H Family Reference Manual"*, for more information on this implementation.

The Configuration bits can be programmed (read as '0'), or left unprogrammed (read as '1'), to select various device configurations. These bits are mapped starting at program memory location 0xF80000.

The Device Configuration register map is shown in Table 19-1.

The individual Configuration bit descriptions for the Configuration registers are shown in Table 19-2.

Note that address 0xF80000 is beyond the user program memory space. It belongs to the configuration memory space (0x800000-0xFFFFF), which can only be accessed using table reads and table writes.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
0xF80000	FBS	_		_	_		BSS<2:0>	•	BWRP	
0xF80002	Reserved		_		—		_		—	
0xF80004	FGS	_	_	_	_	_	GSS<1	:0>	GWRP	
0xF80006	FOSCSEL	IESO —		_	_		FNOSC<2:0>			
0xF80008	FOSC	FCKSM	<1:0>	IOL1WAY	—	—	OSCIOFNC	POSCN	1D<1:0>	
0xF8000A	FWDT	FWDTEN	WINDIS	_	WDTPRE		WDTPOST	<3:0>		
0xF8000C	FPOR	F	Reserved(1)	ALTI2C	_	FPV	VRT<2:0>	•	
0xF8000E	FICD	Reserv	ed ⁽²⁾	JTAGEN	—	_	—	ICS<	:1:0>	
0xF80010	FUID0		User Unit ID Byte 0							
0xF80012	FUID1		User Unit ID Byte 1							
0xF80014	FUID2		User Unit ID Byte 2							
0xF80016	FUID3				User Unit ID	Byte 3				

TABLE 19-1: DEVICE CONFIGURATION REGISTER MAP

Legend: — = unimplemented bit, read as '0'.

Note 1: These bits are reserved and always read as '1'.

2: These bits are reserved for use by development tools and must be programmed as '1'.

Base Assembly # of # of Status Flags Instr Assembly Syntax Description Words Cycles Mnemonic Affected 35 INC INC f = f + 1 1 1 C,DC,N,OV,Z WREG = f + 1INC f,WREG 1 1 C,DC,N,OV,Z Wd = Ws + 11 C,DC,N,OV,Z TNC Ws,Wd 1 36 INC2 f = f + 2C,DC,N,OV,Z INC2 f 1 1 f,WREG WREG = f + 21 1 C,DC,N,OV,Z INC2 INC2 Ws,Wd Wd = Ws + 21 1 C,DC,N,OV,Z 37 IOR f = f .IOR. WREG 1 IOR f 1 N,Z WREG = f .IOR. WREG IOR f,WREG 1 1 N,Z 1 1 IOR Wd = lit10 .IOR. Wd N,Z #lit10,Wn IOR Wb,Ws,Wd Wd = Wb .IOR. Ws 1 1 N,Z Wd = Wb .IOR. lit5 IOR Wb,#lit5,Wd 1 1 N,Z 38 LNK LNK #lit14 Link Frame Pointer 1 1 None LSR 39 f = Logical Right Shift f 1 1 C,N,OV,Z LSR f WREG = Logical Right Shift f 1 C,N,OV,Z LSR f,WREG 1 LSR Ws,Wd Wd = Logical Right Shift Ws 1 1 C,N,OV,Z Wnd = Logical Right Shift Wb by Wns 1 N.Z LSR 1 Wb, Wns, Wnd LSR Wb,#lit5,Wnd Wnd = Logical Right Shift Wb by lit5 1 1 N.Z 40 MOV Move f to Wn MOV f,Wn 1 1 None MOV f Move f to f 1 1 N,Z Move f to WREG 1 MOV f,WREG 1 None #lit16,Wn Move 16-bit literal to Wn 1 1 None MOV MOV.b #lit8,Wn Move 8-bit literal to Wn 1 1 None MOV Wn,f Move Wn to f 1 1 None MOV Wso,Wdo Move Ws to Wd 1 1 None Move WREG to f WREG, f 1 1 None MOV Move Double from W(ns):W(ns + 1) to Wd 2 None MOV.D Wns,Wd 1 Move Double from Ws to W(nd + 1):W(nd) 2 1 None MOV.D Ws,Wnd 41 MUL MUL.SS Wb,Ws,Wnd {Wnd + 1, Wnd} = signed(Wb) * signed(Ws) 1 1 None {Wnd + 1, Wnd} = signed(Wb) * unsigned(Ws) 1 MUL.SU Wb,Ws,Wnd 1 None {Wnd + 1, Wnd} = unsigned(Wb) * signed(Ws) MUL.US Wb,Ws,Wnd 1 1 None {Wnd + 1, Wnd} = unsigned(Wb) * 1 1 MUL.UU Wb,Ws,Wnd None unsigned(Ws) {Wnd + 1, Wnd} = signed(Wb) * unsigned(lit5) 1 1 MUL.SU Wb,#lit5,Wnd None {Wnd + 1, Wnd} = unsigned(Wb) * 1 1 None MUL.UU Wb,#lit5,Wnd unsigned(lit5) MTTT. f W3:W2 = f * WREG 1 1 None 42 NEG $f = \overline{f} + 1$ C,DC,N,OV,Z NEG 1 f 1 WREG = $\overline{f} + 1$ NEG f,WREG 1 1 C,DC,N,OV,Z NEG Ws,Wd Wd = Ws + 11 1 C,DC,N,OV,Z 43 NOP No Operation 1 None NOP 1 NOPR No Operation 1 1 None 44 POP POP Pop f from Top-of-Stack (TOS) 1 1 None f Pop from Top-of-Stack (TOS) to Wdo 1 None POP Wdo 1 POP.D Wnd Pop from Top-of-Stack (TOS) to 1 2 None W(nd):W(nd + 1) POP.S Pop Shadow Registers 1 1 All 45 PUSH PUSH f Push f to Top-of-Stack (TOS) 1 1 None Push Wso to Top-of-Stack (TOS) 1 1 None PUSH Wso PUSH.D Push W(ns):W(ns + 1) to Top-of-Stack (TOS) 1 2 None Wns Push Shadow Registers PUSH.S 1 1 None PWRSAV 46 PWRSAV #lit1 Go into Sleep or Idle mode 1 1 WDTO,Sleep

TABLE 20-2: INSTRUCTION SET OVERVIEW (CONTINUED)

22.1 DC Characteristics

TABLE 22-1: OPERATING MIPS VS. VOLTAGE

	Voo Bango	Tomp Bongo	Max MIPS
Characteristic	VDD Range (in Volts)	Temp Range (in °C)	PIC24HJ32GP202/204 and PIC24HJ16GP304
	VBOR-3.6V ⁽¹⁾	-40°C to +85°C	40
	VBOR-3.6V ⁽¹⁾	-40°C to +125°C	40

Note 1: Device is functional at VBORMIN < VDD < VDDMIN. Analog modules such as the ADC will have degraded performance. Device functionality is tested but not characterized. Refer to parameter BO10 in Table 22-11 for the minimum and maximum BOR values.

TABLE 22-2: THERMAL OPERATING CONDITIONS

Rating	Symbol	Min	Тур	Max	Unit
Industrial Temperature Devices					
Operating Junction Temperature Range	TJ	-40	_	+125	°C
Operating Ambient Temperature Range	TA	-40	—	+85	°C
Extended Temperature Devices					
Operating Junction Temperature Range	TJ	-40	_	+155	°C
Operating Ambient Temperature Range	TA	-40	_	+125	°C
Power Dissipation: Internal chip power dissipation: $PINT = VDD x (IDD - \Sigma IOH)$ I/O Pin Power Dissipation:	PD	D PINT + PI/O			W
$I/O = \Sigma (\{VDD - VOH\} \times IOH) + \Sigma (VOL \times IOL)$					
Maximum Allowed Power Dissipation	PDMAX	(TJ - TA)/θJ	A	W

TABLE 22-3: THERMAL PACKAGING CHARACTERISTICS

Characteristic	Symbol	Тур	Max	Unit	Notes
Package Thermal Resistance, 44-pin QFN	θja	32	_	°C/W	1
Package Thermal Resistance, 44-pin TFQP	θja	45	_	°C/W	1
Package Thermal Resistance, 28-pin SPDIP	θja	45	_	°C/W	1
Package Thermal Resistance, 28-pin SOIC	θja	50	_	°C/W	1
Package Thermal Resistance, 28-pin SSOP	θja	71	_	°C/W	1
Package Thermal Resistance, 28-pin QFN-S	θja	35		°C/W	1

Note 1: Junction to ambient thermal resistance, Theta-JA (θ JA) numbers are achieved by package simulations.

DC CHARACTERISTICS			(unless	•	se stated rature -) ∙40°C ≤ `	3.0V to 3.6V TA \leq +85°C for Industrial TA \leq +125°C for Extended
Param No.	Symbol	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions
	lı∟	Input Leakage Current ^(2,3)					
DI50		I/O Pins 5V Tolerant ⁽⁴⁾	—	—	±2	μA	$Vss \le VPIN \le VDD,$ Pin at high-impedance
DI51		I/O Pins Not 5V Tolerant ⁽⁴⁾	_	_	±1	μA	$Vss \le VPIN \le VDD$, Pin at high-impedance, -40°C \le TA \le +85°C
DI51a		I/O Pins Not 5V Tolerant ⁽⁴⁾	_	_	±2	μΑ	Shared with external reference pins, $-40^{\circ}C \le TA \le +85^{\circ}C$
DI51b		I/O Pins Not 5V Tolerant ⁽⁴⁾	_	_	±3.5	μΑ	$Vss \le VPIN \le VDD$, Pin at high-impedance, -40°C ≤ TA ≤ +125°C
DI51c		I/O Pins Not 5V Tolerant ⁽⁴⁾	_	_	±8	μA	Analog pins shared with external reference pins, $-40^{\circ}C \le TA \le +125^{\circ}C$
DI55		MCLR	_	—	±2	μA	$Vss \leq V \text{PIN} \leq V \text{DD}$
DI56		OSC1	_	-	±2	μA	$\label{eq:VSS} \begin{array}{l} VSS \leq VPIN \leq VDD, \\ XT \text{ and } HS \text{ modes} \end{array}$

TABLE 22-9: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS (CONTINUED)

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

- 3: Negative current is defined as current sourced by the pin.
- 4: See the "Pin Diagrams" section for a list of digital-only and analog pins.
- **5:** VIL source < (Vss 0.3). Characterized but not tested.
- **6:** Non-5V tolerant pins VIH source > (VDD + 0.3), 5V tolerant pins VIH source > 5V or devices with USB, "D+" and "D-" VIH source > (VUSB + 0.3). Characterized but not tested.
- 7: Digital 5V tolerant pins cannot tolerate any "positive" input injection current from input sources > 5V.
- 8: Injection currents > | 0 | can affect the ADC results by approximately 4-6 counts.
- **9:** Any number and/or combination of I/O pins not excluded under IICL or IICH conditions are permitted provided the mathematical "absolute instantaneous" sum of the input injection currents from all pins do not exceed the specified limit. Characterized but not tested.

AC CHA	RACTER	ISTICS		Standard Operatir (unless otherwise	stated)			
				Operating tempera			\leq +85°C for Industrial \approx +125°C for Extended	
Param No.	Symbol	Characte	eristic ⁽³⁾	Min ⁽¹⁾	Мах	Units	Conditions	
IM10	TLO:SCL	Clock Low Time	100 kHz mode	Tcy/2 (BRG + 1)		μS		
			400 kHz mode	Tcy/2 (BRG + 1)	_	μS	_	
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)	_	μS	_	
IM11	THI:SCL	Clock High Time	100 kHz mode	Tcy/2 (BRG + 1)		μS	_	
		-	400 kHz mode	Tcy/2 (BRG + 1)		μS	_	
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)		μS	—	
IM20	TF:SCL	SDAx and SCLx	100 kHz mode		300	ns	CB is specified to be	
		Fall Time	400 kHz mode	20 + 0.1 Св	300	ns	from 10 to 400 pF	
			1 MHz mode ⁽²⁾	—	100	ns		
IM21	TR:SCL	SDAx and SCLx	100 kHz mode	_	1000	ns	CB is specified to be	
		Rise Time	400 kHz mode	20 + 0.1 Св	300	ns	from 10 to 400 pF	
			1 MHz mode ⁽²⁾	_	300	ns		
IM25	TSU:DAT	Data Input	100 kHz mode	250	—	ns	_	
		Setup Time	400 kHz mode	100	_	ns		
			1 MHz mode ⁽²⁾	40	_	ns	-	
IM26	THD:DAT	Data Input Hold Time	100 kHz mode	0	_	μS	_	
			400 kHz mode	0	0.9	μS		
			1 MHz mode ⁽²⁾	0.2	_	μS		
IM30	TSU:STA	Start Condition	100 kHz mode	Tcy/2 (BRG + 1)	_	μS	Only relevant for	
		Setup Time	400 kHz mode	Tcy/2 (BRG + 1)	_	μS	Repeated Start	
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)	—	μS	condition	
IM31	THD:STA	Start Condition	100 kHz mode	Tcy/2 (BRG + 1)	—	μS	After this period the	
		Hold Time	400 kHz mode	Tcy/2 (BRG + 1)	—	μS	first clock pulse is	
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)	—	μS	generated	
IM33	Tsu:sto	Stop Condition	100 kHz mode	Tcy/2 (BRG + 1)	—	μS	_	
		Setup Time	400 kHz mode	Tcy/2 (BRG + 1)	—	μS		
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)	_	μS		
IM34	THD:STO	Stop Condition	100 kHz mode	Tcy/2 (BRG + 1)	_	ns	—	
		Hold Time	400 kHz mode	Tcy/2 (BRG + 1)	_	ns		
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)	_	ns		
IM40	TAA:SCL	Output Valid	100 kHz mode	_	3500	ns	_	
		From Clock	400 kHz mode	—	1000	ns	—	
			1 MHz mode ⁽²⁾	—	400	ns	—	
IM45	TBF:SDA	Bus Free Time	100 kHz mode	4.7	—	μs	Time the bus must be	
			400 kHz mode	1.3	—	μs	free before a new	
			1 MHz mode ⁽²⁾	0.5	—	μs	transmission can start	
IM50	Св	Bus Capacitive L	oading	—	400	pF	—	
IM51	TPGD	Pulse Gobbler de	lay	65	390	ns	See Note 4	

TABLE 22-36: I2Cx BUS DATA TIMING REQUIREMENTS (MASTER MODE)

Note 1: BRG is the value of the I²C Baud Rate Generator. Refer to Section 19. "Inter-Integrated Circuit (I²C[™])" (DS70195) in the "dsPIC33F/PIC24H Family Reference Manual".

2: Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).

3: These parameters are characterized by similarity, but are not tested in manufacturing.


4: Typical value for this parameter is 130 ns.

AC CHA	RACTERI			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Indu $-40^{\circ}C \le TA \le +125^{\circ}C$ for External				
Param	Symbol	Characte	eristic ⁽²⁾	Min	Max	Units	Conditions	
IS10	TLO:SCL	Clock Low Time	100 kHz mode	4.7	_	μS	Device must operate at a minimum of 1.5 MHz	
			400 kHz mode	1.3	-	μS	Device must operate at a minimum of 10 MHz	
			1 MHz mode ⁽¹⁾	0.5		μS	—	
IS11	THI:SCL	Clock High Time	100 kHz mode	4.0	—	μS	Device must operate at a minimum of 1.5 MHz	
			400 kHz mode	0.6	—	μS	Device must operate at a minimum of 10 MHz	
			1 MHz mode ⁽¹⁾	0.5		μS	—	
IS20	TF:SCL	SDAx and SCLx	100 kHz mode		300	ns	CB is specified to be from	
		Fall Time	400 kHz mode	20 + 0.1 Св	300	ns	10 to 400 pF	
			1 MHz mode ⁽¹⁾	—	100	ns		
IS21	TR:SCL	SDAx and SCLx	100 kHz mode	—	1000	ns	CB is specified to be from	
		Rise Time	400 kHz mode	20 + 0.1 Св	300	ns	10 to 400 pF	
			1 MHz mode ⁽¹⁾	—	300	ns		
IS25	TSU:DAT	Data Input	100 kHz mode	250		ns	—	
		Setup Time	400 kHz mode	100		ns		
			1 MHz mode ⁽¹⁾	100		ns		
IS26	THD:DAT	Data Input Hold Time	100 kHz mode	0	0	μS	—	
			400 kHz mode	0	0.9	μS		
			1 MHz mode ⁽¹⁾	0	0.3	μS		
IS30	TSU:STA	Start Condition	100 kHz mode	4.7		μS	Only relevant for Repeated	
		Setup Time	400 kHz mode	0.6		μS	Start condition	
			1 MHz mode ⁽¹⁾	0.25		μS		
IS31	THD:STA	Start Condition	100 kHz mode	4.0		μS	After this period, the first	
		Hold Time	400 kHz mode	0.6		μS	clock pulse is generated	
			1 MHz mode ⁽¹⁾	0.25	—	μS		
IS33	Tsu:sto	Stop Condition	100 kHz mode	4.7	—	μS	_	
		Setup Time	400 kHz mode	0.6	—	μS		
			1 MHz mode ⁽¹⁾	0.6	—	μS		
IS34	THD:ST	Stop Condition	100 kHz mode	4000	—	ns	—	
	0	Hold Time	400 kHz mode	600	—	ns		
			1 MHz mode ⁽¹⁾	250		ns		
IS40	TAA:SCL	Output Valid	100 kHz mode	0	3500	ns	—	
		From Clock	400 kHz mode	0	1000	ns		
			1 MHz mode ⁽¹⁾	0	350	ns		
IS45	TBF:SDA	Bus Free Time	100 kHz mode	4.7	—	μS	Time the bus must be free	
			400 kHz mode	1.3	—	μS	before a new transmission can start	
			1 MHz mode ⁽¹⁾	0.5		μS		
IS50	Св	Bus Capacitive Lo		<u> </u>	400	pF	—	

TABLE 22-37: I2Cx BUS DATA TIMING REQUIREMENTS (SLAVE MODE)

Note 1: Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).

2: These parameters are characterized by similarity, but are not tested in manufacturing.



DS70289J-page 256

IOL (A)

IOL (A)

VOL (V)

PIC24HJ32GP202/204 AND PIC24HJ16GP304

VOL (V)