

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Product Status	Active
Core Processor	PIC
Core Size	16-Bit
Speed	40 MIPs
Connectivity	I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	35
Program Memory Size	16KB (5.5K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 13x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-TQFP
Supplier Device Package	44-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24hj16gp304t-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

NOTES:

### 4.0 MEMORY ORGANIZATION

Note: This data sheet summarizes the features of the PIC24HJ32GP202/204 and PIC24HJ16GP304 family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the *"dsPIC33F/PIC24H Family Reference Manual"*, **"Section 4. Program Memory"** (DS70202), which is available from the Microchip website (www.microchip.com).

The PIC24HJ32GP202/204 and PIC24HJ16GP304 architecture features separate program and data memory spaces and buses. This architecture also allows the direct access of program memory from the data space during code execution.

### 4.1 Program Address Space

The devices program address memory space is 4M instructions. The space is addressable by a 24-bit value derived either from the 23-bit Program Counter (PC) during program execution, or from table operation or data space remapping as described in **Section 4.6** "Interfacing Program and Data Memory Spaces".

User application access to the program memory space is restricted to the lower half of the address range (0x000000 to 0x7FFFF). The exception is the use of TBLRD/TBLWT operations, which use TBLPAG<7> to permit access to the Configuration bits and Device ID sections of the configuration memory space.

The memory maps for the PIC24HJ32GP202/204 and PIC24HJ16GP304 devices are shown in Figure 4-1.



### FIGURE 4-1: PROGRAM MEMORY FOR PIC24HJ32GP202/204 AND PIC24HJ16GP304 DEVICES

IADEL .	т т.			00111	VELEN	INE OIO I												
SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
INTCON1	0800	NSTDIS	—	—	_	-	—	—	—	—	DIV0ERR	—	MATHERR	ADDRERR	STKERR	OSCFAIL	—	0000
INTCON2	0082	ALTIVT	DISI	_	_	_	_	_	_		_	_	_	—	INT2EP	INT1EP	INT0EP	0000
IFS0	0084	_	_	AD1IF	U1TXIF	U1RXIF	SPI1IF	SPI1EIF	T3IF	T2IF	OC2IF	IC2IF	_	T1IF	OC1IF	IC1IF	<b>INT0IF</b>	0000
IFS1	0086	_	_	INT2IF	_	_	_	_	_	IC8IF	IC7IF	_	INT1IF	CNIF	_	MI2C1IF	SI2C1IF	0000
IFS4	008C	_	_	_	_	_	_	_	_		_	_	_	—	_	U1EIF	_	0000
IEC0	0094	—	_	AD1IE	U1TXIE	U1RXIE	SPI1IE	SPI1EIE	T3IE	T2IE	OC2IE	IC2IE	—	T1IE	OC1IE	IC1IE	INT0IE	0000
IEC1	0096	_	_	INT2IE	_	_	_	_	_	IC8IE	IC7IE	_	INT1IE	CNIE	_	MI2C1IE	SI2C1IE	0000
IEC4	009C	—	_	—	_	_	_	_	_		_	_	_	—	_	U1EIE	—	0000
IPC0	00A4	—		T1IP<2:0>		_	(	OC1IP<2:0	>			IC1IP<2:0>		—	11	NT0IP<2:0>	•	4444
IPC1	00A6	_		T2IP<2:0>		_	(	OC2IP<2:0	>			IC2IP<2:0>		_	_	_	_	4440
IPC2	00A8	—	ι	J1RXIP<2:0	)>	_		SPI1IP<2:0	)>			SPI1EIP<2:0	)>	—		T3IP<2:0>		4444
IPC3	00AA	_	_	_	_	_	_	_	_			AD1IP<2:0	>	_	U	1TXIP<2:0	>	0044
IPC4	00AC	_		CNIP<2:0>	•	_	_	_	_			MI2C1IP<2:0	)>	_	S	2C1IP<2:0	>	4044
IPC5	00AE	—		IC8IP<2:0>	>	_		IC7IP<2:0	>		_	_	_	—	11	NT1IP<2:0>	•	4404
IPC7	00B2	—	_	—	_	_	_	_	_			INT2IP<2:0	>	—	_	_	_	0040
IPC16	00C4	—	_	—	_	_	_	_	_	_		U1EIP<2:0	>	—	_	_	—	0040
INTTREG	00E0	_		_	_		ILR<	3:0>		_			VE	CNUM<6:0>				0000

### TABLE 4-4: INTERRUPT CONTROLLER REGISTER MAP

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

### TABLE 4-23: FUNDAMENTAL ADDRESSING MODES SUPPORTED

Addressing Mode	Description
File Register Direct	The address of the file register is specified explicitly.
Register Direct	The contents of a register are accessed directly.
Register Indirect	The contents of Wn forms the Effective Address (EA.)
Register Indirect Post-Modified	The contents of Wn forms the EA. Wn is post-modified (incremented or decremented) by a constant value.
Register Indirect Pre-Modified	Wn is pre-modified (incremented or decremented) by a signed constant value to form the EA.
Register Indirect with Register Offset (Register Indexed)	The sum of Wn and Wb forms the EA.
Register Indirect with Literal Offset	The sum of Wn and a literal forms the EA.

### 4.5.3 MOVE (MOV) INSTRUCTION

Move instructions provide a greater degree of addressing flexibility than the other instructions. In addition to the Addressing modes supported by most MCU instructions, MOV instructions also support Register Indirect with Register Offset Addressing mode. This is also referred to as Register Indexed mode.

Note:	For the MOV instructions, the addressing mode specified in the instruction can differ						
	for the source and the destination EA.						
	However, the 4-bit Wb (Register Offset)						
	field is shared by both source and						
	destination (but typically only used by						
	one).						

In summary, move instructions support the following addressing modes:

- Register Direct
- Register Indirect
- · Register Indirect Post-modified
- Register Indirect Pre-modified
- Register Indirect with Register Offset (Indexed)
- Register Indirect with Literal Offset
- 8-bit Literal
- 16-bit Literal

Note:	Not	all	instructions	support	all	the
	addr	essir	ng modes give	n above. I	ndivi	dual
	instr	uctio	ns may suppo	ort differen	t sub	sets
	of th	ese a	addressing mo	odes.		

### 4.5.4 OTHER INSTRUCTIONS

Besides the addressing modes outlined previously, some instructions use literal constants of various sizes. For example, BRA (branch) instructions use 16-bit signed literals to specify the branch destination directly, whereas the DISI instruction uses a 14-bit unsigned literal field. In some instructions, such as ADD Acc, the source of an operand or result is implied by the opcode itself. Certain operations, such as NOP, do not have any operands.





NOTES:

### 5.2 RTSP Operation

The Flash program memory array is organized into rows of 64 instructions or 192 bytes. RTSP allows the user application to erase a page of memory, which consists of eight rows (512 instructions) at a time, and to program one row or one word at a time. The 8-row erase pages and single row write rows are edge-aligned from the beginning of program memory, on boundaries of 1536 bytes and 192 bytes, respectively.

The program memory implements holding buffers that can contain 64 instructions of programming data. Prior to the actual programming operation, the write data must be loaded into the buffers sequentially. The instruction words loaded must always be from a group of 64 boundary.

The basic sequence for RTSP programming is to set up a Table Pointer, then do a series of TBLWT instructions to load the buffers. Programming is performed by setting the control bits in the NVMCON register. A total of 64 TBLWTL and TBLWTH instructions are required to load the instructions.

All table write operations are single-word writes (two instruction cycles) because only the buffers are written. A programming cycle is required for programming each row.

### 5.3 Programming Operations

A complete programming sequence is necessary for programming or erasing the internal Flash in RTSP mode. The processor stalls (waits) until the programming operation is finished.

The programming time depends on the FRC accuracy (see Table 22-18) and the value of the FRC Oscillator Tuning register (see Register 8-4). Use the following formula to calculate the minimum and maximum values for the Row Write Time, Page Erase Time, and Word Write Cycle Time parameters (see Table 22-12).

### EQUATION 5-1: PROGRAMMING TIME



For example, if the device is operating at  $+125^{\circ}$ C, the FRC accuracy will be  $\pm 5\%$ . If the TUN<5:0> bits (see Register 8-4) are set to `bl11111, the minimum row write time is equal to Equation 5-2.

### EQUATION 5-2: MINIMUM ROW WRITE TIME

 $T_{RW} = \frac{11064 \ Cycles}{7.37 \ MHz \times (1 + 0.05) \times (1 - 0.00375)} = 1.435 ms$ 

The maximum row write time is equal to Equation 5-3.

### EQUATION 5-3: MAXIMUM ROW WRITE TIME

$$T_{RW} = \frac{11064 \ Cycles}{7.37 \ MHz \times (1 - 0.05) \times (1 - 0.00375)} = 1.586 ms$$

Setting the WR bit (NVMCON<15>) starts the operation, and the WR bit is automatically cleared when the operation is finished.

### 5.4 Flash Memory Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note: In the event you are not able to access the product page using the link above, enter this URL in your browser: http://www.microchip.com/wwwproducts/ Devices.aspx?dDocName=en530271

### 5.4.1 KEY RESOURCES

- Section 5. "Flash Programming" (DS70191)
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- Development Tools

### 5.5 Control Registers

The two SFRs that are used to read and write the program Flash memory are:

### NVMCON: Flash Memory Control Register

### • NVMKEY: Nonvolatile Memory Key Register

The NVMCON register (Register 5-1) controls which blocks need to be erased, which memory type is to be programmed and the start of the programming cycle.

NVMKEY (Register 5-2) is a write-only register that is used for write protection. To start a programming or erase sequence, the user application must consecutively write 0x55 and 0xAA to the NVMKEY register. Refer to **Section 5.3** "**Programming Operations**" for further details.

### 8.4 Clock Switching Operation

Applications are free to switch among any of the four clock sources (Primary, LP, FRC and LPRC) under software control at any time. To limit the possible side effects of this flexibility, devices have a safeguard lock built into the switch process.

Note:	Primary Oscillator mode has three different							
	submodes (XT, HS and EC), which are							
	determined by the POSCMD<1:0>							
	Configuration bits. While an application							
	can switch to and from Primary Oscillator							
	mode in software, it cannot switch among							
	the different primary submodes without							
	reprogramming the device.							

### 8.4.1 ENABLING CLOCK SWITCHING

To enable clock switching, the FCKSM1 Configuration bit in the Configuration register must be programmed to '0'. (Refer to **Section 19.1 "Configuration Bits"** for further details.) If the FCKSM1 Configuration bit is unprogrammed ('1'), the clock switching function and Fail-Safe Clock Monitor function are disabled. This is the default setting.

The NOSC control bits (OSCCON<10:8>) do not control the clock selection when clock switching is disabled. However, the COSC bits (OSCCON<14:12>) reflect the clock source selected by the FNOSC Configuration bits.

The OSWEN control bit (OSCCON<0>) has no effect when clock switching is disabled. It is held at '0' at all times.

#### 8.4.2 OSCILLATOR SWITCHING SEQUENCE

Performing a clock switch requires the following basic sequence:

- Read the COSC bits (OSCCON<14:12>) to determine the current oscillator source, if desired.
- 2. Perform the unlock sequence to allow a write to the OSCCON register high byte.
- Write the appropriate value to the NOSC control bits (OSCCON<10:8>) for the new oscillator source.
- 4. Perform the unlock sequence to allow a write to the OSCCON register low byte.
- 5. Set the OSWEN bit to initiate the oscillator switch.

Once the basic sequence is completed, the system clock hardware responds automatically as follows:

1. The clock switching hardware compares the COSC status bits with the new value of the NOSC control bits. If both of them are the same, the clock switch is a redundant operation. In this case, the OSWEN bit is cleared automatically and the clock switch is aborted.

- If a valid clock switch has been initiated, the status bits, LOCK (OSCCON<5>) and CF (OSCCON<3>) are cleared.
- 3. The new oscillator is turned on by the hardware if it is not currently running. If a crystal oscillator has to be turned on, the hardware waits until the Oscillator Start-up Timer (OST) expires. If the new source is using the PLL, the hardware waits until a PLL lock is detected (LOCK = 1).
- 4. The hardware waits for 10 clock cycles from the new clock source and then performs the clock switch.
- 5. The hardware clears the OSWEN bit to indicate a successful clock transition. In addition, the NOSC bit values are transferred to the COSC status bits.
- The old clock source is turned off at this time, with the exception of LPRC (if WDT or FSCM are enabled) or LP (if LPOSCEN remains set).
  - Note 1: The processor continues to execute code throughout the clock switching sequence. Timing-sensitive code should not be executed during this time.
    - 2: Direct clock switches between any primary oscillator mode with PLL and FRC-PLL mode are not permitted. This applies to clock switches in either direction. In these instances, the application must switch to FRC mode as a transition clock source between the two PLL modes.
    - 3: Refer to Section 7. "Oscillator" (DS70186) in the "dsPIC33F/PIC24H Family Reference Manual" for details.

### 8.5 Fail-Safe Clock Monitor (FSCM)

The Fail-Safe Clock Monitor (FSCM) allows the device to continue to operate even in the event of an oscillator failure. The FSCM function is enabled by programming. If the FSCM function is enabled, the LPRC internal oscillator runs at all times (except during Sleep mode) and is not subject to control by the Watchdog Timer.

In the event of an oscillator failure, the FSCM generates a clock failure trap event and switches the system clock over to the FRC oscillator. Then the application program can either attempt to restart the oscillator or execute a controlled shutdown. The trap can be treated as a warm Reset by simply loading the Reset address into the oscillator fail trap vector.

If the PLL multiplier is used to scale the system clock, the internal FRC is also multiplied by the same factor on clock failure. Essentially, the device switches to FRC with PLL on a clock failure.

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
	_	_			SCK1R<4:0	>	
it 15							bit 8
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
	—	—			SDI1R<4:0>	>	
it 7							bit C
<u> </u>							
<b>.egend:</b> R = Readab	la hit	\\/ - \\/ritabla	hit	II – Unimplor	monted hit rea	nd an (0'	
		W = Writable		-	nented bit, rea		
n = Value a	t POR	'1' = Bit is se	t	'0' = Bit is cle	ared	x = Bit is unkr	nown
it 15-13	Unimpleme	nted: Read as	' <b>0'</b>				
	•	nted: Read as		SCK1IN) to the	corresponding	a RPn nin	
	SCK1R<4:0	>: Assign SPI 1		SCK1IN) to the	corresponding	g RPn pin	
	SCK1R<4:0 11111 = Inp		Clock Input (S	SCK1IN) to the	corresponding	g RPn pin	
	SCK1R<4:0 11111 = Inp	Sector	Clock Input (S	SCK1IN) to the	corresponding	g RPn pin	
	SCK1R<4:0 11111 = Inp	Sector	Clock Input (S	SCK1IN) to the	corresponding	g RPn pin	
	SCK1R<4:0 11111 = Inp	Sector	Clock Input (S	SCK1IN) to the	corresponding	g RPn pin	
	SCK1R<4:0 11111 = Inp 11001 = Inp 00001 = Inp	>: Assign SPI 1 ut tied to Vss ut tied to RP25 ut tied to RP1	Clock Input (S	SCK1IN) to the	corresponding	g RPn pin	
it 12-8	SCK1R<4:0 11111 = Inp 11001 = Inp	>: Assign SPI 1 ut tied to Vss ut tied to RP25 ut tied to RP1 ut tied to RP0	Clock Input (	SCK1IN) to the	corresponding	g RPn pin	
oit 15-13 oit 12-8 oit 7-5	SCK1R<4:0 11111 = Inp 11001 = Inp • • • • • • • • • • • • • • • • • • •	>: Assign SPI 1 ut tied to Vss ut tied to RP25 ut tied to RP1 ut tied to RP0 nted: Read as	Clock Input (\$				
it 12-8 it 7-5	SCK1R<4:0: 11111 = Inp 11001 = Inp 00001 = Inp 00000 = Inp Unimplement SDI1R<4:0>	>: Assign SPI 1 ut tied to Vss ut tied to RP25 ut tied to RP1 ut tied to RP0 nted: Read as : Assign SPI 1	Clock Input (\$				
oit 12-8 oit 7-5	SCK1R<4:0: 11111 = Inp 11001 = Inp 00001 = Inp 00000 = Inp Unimplement SDI1R<4:0> 11111 = Inp	>: Assign SPI 1 ut tied to Vss ut tied to RP25 ut tied to RP1 ut tied to RP0 <b>nted</b> : Read as : Assign SPI 1 ut tied to Vss	Clock Input (\$ °0' Data Input (SE				
it 12-8 it 7-5	SCK1R<4:0: 11111 = Inp 11001 = Inp 00001 = Inp 00000 = Inp Unimplement SDI1R<4:0> 11111 = Inp	>: Assign SPI 1 ut tied to Vss ut tied to RP25 ut tied to RP1 ut tied to RP0 nted: Read as : Assign SPI 1	Clock Input (\$ °0' Data Input (SE				
it 12-8 it 7-5	SCK1R<4:0: 11111 = Inp 11001 = Inp 00001 = Inp 00000 = Inp Unimplement SDI1R<4:0> 11111 = Inp	>: Assign SPI 1 ut tied to Vss ut tied to RP25 ut tied to RP1 ut tied to RP0 <b>nted</b> : Read as : Assign SPI 1 ut tied to Vss	Clock Input (\$ °0' Data Input (SE				
oit 12-8 oit 7-5	SCK1R<4:0: 11111 = Inp 11001 = Inp 00001 = Inp 00000 = Inp Unimplement SDI1R<4:0> 11111 = Inp	>: Assign SPI 1 ut tied to Vss ut tied to RP25 ut tied to RP1 ut tied to RP0 <b>nted</b> : Read as : Assign SPI 1 ut tied to Vss	Clock Input (\$ °0' Data Input (SE				
bit 12-8	SCK1R<4:0: 11111 = Inp 11001 = Inp 00001 = Inp 00000 = Inp Unimplement SDI1R<4:0> 11111 = Inp 11001 = Inp	>: Assign SPI 1 ut tied to Vss ut tied to RP25 ut tied to RP1 ut tied to RP0 <b>nted</b> : Read as : Assign SPI 1 ut tied to Vss	Clock Input (\$ °0' Data Input (SE				

### REGISTER 10-8: RPINR20: PERIPHERAL PIN SELECT INPUT REGISTER 20

### REGISTER 10-13: RPOR3: PERIPHERAL PIN SELECT OUTPUT REGISTER 3

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
—	—	—	RP7R<4:0>					
bit 15							bit 8	
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
		_	RP6R<4:0>					

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13 Unimplemented: Read as '0'

bit 7

bit 12-8 **RP7R<4:0>:** Peripheral Output Function is Assigned to RP7 Output Pin (see Table 10-2 for peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP6R<4:0>:** Peripheral Output Function is Assigned to RP6 Output Pin (see Table 10-2 for peripheral function numbers)

### REGISTER 10-14: RPOR4: PERIPHERAL PIN SELECT OUTPUT REGISTER 4

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—			RP9R<4:0>		
bit 15							bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—			RP8R<4:0>		
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'							
-n = Value at P	OR	'1' = Bit is set	set '0' = Bit is cleared x = Bit is unknown			nown	

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **RP9R<4:0>:** Peripheral Output Function is Assigned to RP9 Output Pin (see Table 10-2 for peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP8R<4:0>:** Peripheral Output Function is Assigned to RP8 Output Pin (see Table 10-2 for peripheral function numbers)

bit 0

### REGISTER 10-17: RPOR7: PERIPHERAL PIN SELECT OUTPUT REGISTER 7

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_	_			RP15R<4:0>		
bit 15	·		-				bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	_	_			RP14R<4:0>		
bit 7			•				bit 0
Lagand							

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **RP15R<4:0>:** Peripheral Output Function is Assigned to RP15 Output Pin (see Table 10-2 for peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP14R<4:0>:** Peripheral Output Function is Assigned to RP14 Output Pin (see Table 10-2 for peripheral function numbers)

### REGISTER 10-18: RPOR8: PERIPHERAL PIN SELECT OUTPUT REGISTER 8

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
—	—	—			RP17R<4:0>			
bit 15							bit 8	
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
—	—	—			RP16R<4:0>			
bit 7							bit 0	
Legend:								
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set				'0' = Bit is cleared x = Bit is unknown			nown	

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **RP17R<4:0>:** Peripheral Output Function is Assigned to RP15 Output Pin (see Table 10-2 for peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP16R<4:0>:** Peripheral Output Function is Assigned to RP14 Output Pin (see Table 10-2 for peripheral function numbers)

### 12.0 TIMER2/3 FEATURE

- Note 1: This data sheet summarizes the features of the PIC24HJ32GP202/204 and PIC24HJ16GP304 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Section 11. Timers" (DS70205) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to **Section 4.0 "Memory Organization"** in this data sheet for device-specific register and bit information.

The Timer2/3 feature has 32-bit timers that can also be configured as two independent 16-bit timers with selectable operating modes.

As a 32-bit timer, the Timer2/3 feature permits operation in three modes:

- Two Independent 16-bit timers (Timer2 and Timer3) with all 16-bit operating modes (except Asynchronous Counter mode)
- Single 32-bit timer (Timer2/3)
- Single 32-bit synchronous counter (Timer2/3)

The Timer2/3 feature also supports:

- Timer gate operation
- Selectable Prescaler Settings
- Timer operation during Idle and Sleep modes
- · Interrupt on a 32-bit Period Register Match
- Time Base for Input Capture and Output Compare Modules (Timer2 and Timer3 only)
- ADC1 Event Trigger (Timer2/3 only)

Individually, all eight of the 16-bit timers can function as synchronous timers or counters. They also offer the features that are listed above, except for the event trigger. The operating modes and enabled features are determined by setting the appropriate bit(s) in the T2CON and T3CON registers. T2CON registers are shown in generic form in Register 12-1. T3CON registers are shown in Register 12-2.

For 32-bit timer/counter operation, Timer2 is the least significant word (lsw), and Timer3 is the most significant word (msw) of the 32-bit timers.

Note: For 32-bit operation, T3CON control bits are ignored. Only T2CON control bit is used for setup and control. Timer2 clock and gate inputs are used for the 32-bit timer modules, but an interrupt is generated with the Timer3 interrupt flags.

### 12.1 32-bit Operation

To configure the Timer2/3 feature for 32-bit operation:

- 1. Set the corresponding T32 control bit.
- 2. Select the prescaler ratio for Timer2 using the TCKPS<1:0> bits.
- 3. Set the Clock and Gating modes using the corresponding TCS and TGATE bits.
- 4. Load the timer period value. PR3 contains the most significant word of the value, while PR2 contains the least significant word.
- 5. Set the interrupt enable bit T3IE, if interrupts are required. Use the priority bits T3IP<2:0> to set the interrupt priority. While Timer2 controls the timer, the interrupt appears as a Timer3 interrupt.
- 6. Set the corresponding TON bit.

The timer value at any point is stored in the register pair TMR3:TMR2. TMR3 always contains the most significant word of the count, while TMR2 contains the least significant word.

To configure any of the timers for individual 16-bit operation:

- 1. Clear the T32 bit corresponding to that timer.
- Select the timer prescaler ratio using the TCKPS<1:0> bits.
- 3. Set the Clock and Gating modes using the TCS and TGATE bits.
- 4. Load the timer period value into the PRx register.
- 5. If interrupts are required, set the interrupt enable bit, TxIE. Use the priority bits, TxIP<2:0>, to set the interrupt priority.
- 6. Set the TON bit.

REGISTER	12-1: T2CO	N CONTROL	REGISTER				REGISTER 12-1: T2CON CONTROL REGISTER							
R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0							
TON		TSIDL	_	<u> </u>	<u> </u>	_	_							
bit 15							bit 8							
U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	U-0							
_	TGATE	TCKPS		T32	-	TCS	_							
bit 7							bit 0							
Legend:														
R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, rea	d as '0'								
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unknown								
bit 15	TON: Timer2	On bit												
		<u>When T32 = 1:</u>												
	1 = Starts 32-													
	-	0 = Stops 32-bit Timer2/3 When T32 = 0:												
	1 = Starts 16-													
	0 = Stops 16-	bit Timer2												
bit 14	Unimplemen	ted: Read as '	0'											
bit 13	•	in Idle Mode bit												
		ue module ope module operat			lle mode									
bit 12-7	Unimplemen	Unimplemented: Read as '0'												
bit 6	TGATE: Time	er2 Gated Time	Accumulatio	n Enable bit										
	<u>When TCS =</u> This bit is ign													
	When TCS = $0$ :													
	1 = Gated tim	ne accumulation												
bit 5-4	TCKPS<1:0>	: Timer2 Input	Clock Presca	le Select bits										
	11 = 1:256													
	10 = 1:64													
	01 = 1:8 00 = 1:1													
bit 3	<b>T32:</b> 32-bit Timer Mode Select bit													
		nd Timer3 form nd Timer3 act a	-											
bit 2	Unimplemented: Read as '0'													
bit 1	TCS: Timer2 Clock Source Select bit													
	1 = External	clock from pin T	2CK (on the	rising edge)										
	0 = Internal c	lock (FCY)												
bit 0	Unimplemen	ted: Read as '	0'											

REGISTER 12-1: T2CON CONTROL REGISTER

### **19.0 SPECIAL FEATURES**

**Note:** This data sheet summarizes the features of the PIC24HJ32GP202/204 and PIC24HJ16GP304 devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "dsPIC33F/PIC24H Family Reference Manual". Please see the Microchip web site (www.microchip.com) for the latest dsPIC33F/PIC24H Family Reference Manual sections.

PIC24HJ32GP202/204 and PIC24HJ16GP304 devices include several features that are intended to maximize application flexibility and reliability, and minimize cost through elimination of external components. These are:

- Flexible configuration
- Watchdog Timer (WDT)
- Code Protection and CodeGuard<sup>™</sup> Security
- JTAG Boundary Scan Interface
- In-Circuit Serial Programming<sup>™</sup> (ICSP<sup>™</sup>)
- In-Circuit Emulation

### **19.1 Configuration Bits**

PIC24HJ32GP202/204 and PIC24HJ16GP304 devices provide nonvolatile memory implementation for device configuration bits. Refer to **Section 25. "Device Configuration"** (DS70194) of the *"dsPIC33F/PIC24H Family Reference Manual"*, for more information on this implementation.

The Configuration bits can be programmed (read as '0'), or left unprogrammed (read as '1'), to select various device configurations. These bits are mapped starting at program memory location 0xF80000.

The Device Configuration register map is shown in Table 19-1.

The individual Configuration bit descriptions for the Configuration registers are shown in Table 19-2.

Note that address 0xF80000 is beyond the user program memory space. It belongs to the configuration memory space (0x800000-0xFFFFF), which can only be accessed using table reads and table writes.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0xF80000	FBS			_	_		BSS<2:0>		BWRP
0xF80002	Reserved	_	_	_	—	_	_		—
0xF80004	FGS	_	_	_	_	_	GSS<1	:0>	GWRP
0xF80006	FOSCSEL	IESO —		_	_		FNOSC<2:0>		•
0xF80008	FOSC	FCKSM	<1:0>	IOL1WAY	—	—	OSCIOFNC	POSCN	1D<1:0>
0xF8000A	FWDT	FWDTEN	WINDIS	_	WDTPRE		WDTPOST	<3:0>	
0xF8000C	FPOR	Reserved <sup>(1)</sup>			ALTI2C	_	FPWRT<2:0>		•
0xF8000E	FICD	Reserved <sup>(2)</sup>		JTAGEN	—	_	—	ICS<	:1:0>
0xF80010	FUID0	User Unit ID Byte 0							
0xF80012	FUID1	User Unit ID Byte 1							
0xF80014	FUID2	User Unit ID Byte 2							
0xF80016	FUID3	User Unit ID Byte 3							

### TABLE 19-1: DEVICE CONFIGURATION REGISTER MAP

**Legend:** — = unimplemented bit, read as '0'.

Note 1: These bits are reserved and always read as '1'.

2: These bits are reserved for use by development tools and must be programmed as '1'.

### 20.0 INSTRUCTION SET SUMMARY

**Note:** This data sheet summarizes the features of this group of PIC24HJ32GP202/204 and PIC24HJ16GP304 devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the *"dsPIC33F/PIC24H Family Reference Manual"*. Please see the Microchip web site (www.microchip.com) for the latest dsPIC33F/PIC24H Family Reference Manual sections.

The PIC24H instruction set is identical to that of the PIC24F, and is a subset of the dsPIC30F/33F instruction set.

Most instructions are a single program memory word (24 bits). Only three instructions require two program memory locations.

Each single-word instruction is a 24-bit word, divided into an 8-bit opcode, which specifies the instruction type and one or more operands, which further specify the operation of the instruction.

The instruction set is highly orthogonal and is grouped into five basic categories:

- · Word or byte-oriented operations
- · Bit-oriented operations
- · Literal operations
- · Control operations

Table 20-1 shows the general symbols used in describing the instructions.

The PIC24H instruction set summary in Table 20-2 lists all the instructions, along with the status flags affected by each instruction.

Most word or byte-oriented W register instructions (including barrel shift instructions) have three operands:

- The first source operand which is typically a register 'Wb' without any address modifier
- The second source operand which is typically a register 'Ws' with or without an address modifier
- The destination of the result which is typically a register 'Wd' with or without an address modifier

However, word or byte-oriented file register instructions have two operands:

- The file register specified by the value 'f'
- The destination, which could either be the file register 'f' or the W0 register, which is denoted as 'WREG'

Most bit-oriented instructions (including simple rotate/shift instructions) have two operands:

- The W register (with or without an address modifier) or file register (specified by the value of 'Ws' or 'f')
- The bit in the W register or file register (specified by a literal value or indirectly by the contents of register 'Wb')

The literal instructions that involve data movement may use some of the following operands:

- A literal value to be loaded into a W register or file register (specified by the value of 'k')
- The W register or file register where the literal value is to be loaded (specified by 'Wb' or 'f')

However, literal instructions that involve arithmetic or logical operations use some of the following operands:

- The first source operand which is a register 'Wb' without any address modifier
- The second source operand which is a literal value
- The destination of the result (only if not the same as the first source operand) which is typically a register 'Wd' with or without an address modifier

The control instructions may use some of the following operands:

- · A program memory address
- The mode of the table read and table write instructions

All instructions are single word. Certain double-word instructions are designed to provide all of the required information in these 48 bits. In the second word, the 8 MSbs are '0's. If this second word is executed as an instruction (by itself), it will execute as a NOP.

Most single-word instructions are executed in a single instruction cycle, unless a conditional test is true, or the program counter is changed as a result of the instruction. In these cases, the execution takes two instruction cycles with the additional instruction cycle(s) executed as a NOP. Notable exceptions are the BRA (unconditional/computed branch), indirect CALL/GOTO, all table reads and writes and RETURN/RETFIE instructions, which are single-word instructions but take two or three cycles. Certain instructions that involve skipping over the subsequent instruction require either two or three cycles if the skip is performed, depending on whether the instruction being skipped is a single-word or double word instruction. Moreover, double word moves require two cycles. The double word instructions execute in two instruction cycles.

Note: For more details on the instruction set, refer to the *"16-bit MCU and DSC Programmer's Reference Manual"* (DS70157).

#### Base Status Flags Assembly # of # of Instr Assembly Syntax Description Mnemonic Words Cycles Affected # RCALL 47 Relative Call 2 RCALL Expr 1 None RCALL Computed Call 1 2 None Wn 48 REPEAT REPEAT #lit14 Repeat Next Instruction lit14 + 1 times 1 1 None REPEAT Repeat Next Instruction (Wn) + 1 times 1 1 None Wn 49 RESET RESET Software device Reset 1 1 None 50 RETFIE 1 3 (2) RETFIE Return from interrupt None 51 RETLW #lit10,Wn Return with literal in Wn 1 3 (2) None RETLW 52 RETURN Return from Subroutine 1 3 (2) RETURN None 53 RLC f = Rotate Left through Carry f 1 C,N,Z RLC f 1 WREG = Rotate Left through Carry f RLC f.WREG 1 1 C,N,Z RLC Ws,Wd Wd = Rotate Left through Carry Ws 1 1 C,N,Z 1 54 RLNC RLNC f f = Rotate Left (No Carry) f 1 N,Z WREG = Rotate Left (No Carry) f RLNC f,WREG 1 1 N,Z Wd = Rotate Left (No Carry) Ws RLNC Ws,Wd 1 1 N,Z RRC 55 f f = Rotate Right through Carry f 1 1 C,N,Z RRC RRC f,WREG WREG = Rotate Right through Carry f 1 1 C,N,Z RRC Ws,Wd Wd = Rotate Right through Carry Ws 1 1 C,N,Z 56 RRNC RRNC f = Rotate Right (No Carry) f 1 1 N,Z f WREG = Rotate Right (No Carry) f 1 N,Z RRNC 1 f,WREG Wd = Rotate Right (No Carry) Ws 1 1 N,Z RRNC Ws,Wd 57 SE SE Ws,Wnd Wnd = sign-extended Ws 1 1 C,N,Z 58 SETM SETM f f = 0xFFFF1 1 None WREG = 0xFFFF 1 1 SETM WREG None Ws = 0xFFFF SETM 1 1 None Ws SL f = Left Shift f C,N,OV,Z 59 SL f 1 1 SL f,WREG WREG = Left Shift f 1 1 C,N,OV,Z SL Ws,Wd Wd = Left Shift Ws 1 1 C,N,OV,Z Wnd = Left Shift Wb by Wns 1 SL 1 N.Z Wb, Wns, Wnd Wb,#lit5,Wnd Wnd = Left Shift Wb by lit5 1 1 N,Z SL 60 SUB f = f - WREG 1 C,DC,N,OV,Z 1 SUB f SUB f,WREG WREG = f - WREG 1 1 C,DC,N,OV,Z Wn = Wn - lit10SUB #lit.10.Wn 1 1 C,DC,N,OV,Z SUB Wb,Ws,Wd Wd = Wb - Ws 1 1 C,DC,N,OV,Z 1 Wd = Wb - lit5 Wb,#lit5,Wd 1 C,DC,N,OV,Z SUB 61 SUBB $f = f - WREG - (\overline{C})$ 1 1 C,DC,N,OV,Z SUBB f f,WREG WREG = f - WREG - $(\overline{C})$ 1 1 C,DC,N,OV,Z SUBB $Wn = Wn - lit10 - (\overline{C})$ 1 C,DC,N,OV,Z SUBB #lit10,Wn 1 SUBB $Wd = Wb - Ws - (\overline{C})$ 1 1 C,DC,N,OV,Z Wb,Ws,Wd SUBB Wb,#lit5,Wd $Wd = Wb - lit5 - (\overline{C})$ 1 1 C,DC,N,OV,Z 62 SUBR SUBR f f = WREG - f 1 1 C,DC,N,OV,Z f,WREG WREG = WREG - f 1 1 C,DC,N,OV,Z SUBR Wd = Ws - Wb 1 C,DC,N,OV,Z SUBR Wb,Ws,Wd 1 Wb,#lit5,Wd Wd = lit5 - Wb C,DC,N,OV,Z SUBR 1 1 63 SUBBR SUBBR f $f = WREG - f - (\overline{C})$ 1 1 C,DC,N,OV,Z WREG = WREG - $f - (\overline{C})$ SUBBR 1 1 C,DC,N,OV,Z f,WREG SUBBR Wb,Ws,Wd $Wd = Ws - Wb - (\overline{C})$ 1 1 C,DC,N,OV,Z $Wd = lit5 - Wb - (\overline{C})$ 1 1 C,DC,N,OV,Z SUBBR Wb,#lit5,Wd Wn = nibble swap Wn 64 SWAP 1 SWAP.b Wn 1 None SWAP Wn = byte swap Wn 1 1 None Wn 65 TBLRDH Read Prog<23:16> to Wd<7:0> 1 2 TBLRDH Ws,Wd None

#### **INSTRUCTION SET OVERVIEW (CONTINUED)** TABLE 20-2:

NOTES:

## 24.0 DC AND AC DEVICE CHARACTERISTICS GRAPHS

Note: The graphs provided following this note are a statistical summary based on a limited number of samples and are provided for design guidance purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore, outside the warranted range.



PIC24HJ32GP202/204 AND PIC24HJ16GP30-

# 28-Lead Plastic Quad Flat, No Lead Package (MM) – 6x6x0.9 mm Body [QFN-S] with 0.40 mm Contact Length

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS	6	
Dimensio	n Limits	MIN	NOM	MAX	
Number of Pins	Ν	28			
Pitch	е		0.65 BSC		
Overall Height	Α	0.80	0.90	1.00	
Standoff	A1	0.00	0.02	0.05	
Contact Thickness	A3	0.20 REF			
Overall Width		6.00 BSC			
Exposed Pad Width	E2	3.65	3.70	4.70	
Overall Length	D		6.00 BSC		
Exposed Pad Length	D2	3.65	3.70	4.70	
Contact Width	b	0.23	0.38	0.43	
Contact Length	L	0.30	0.40	0.50	
Contact-to-Exposed Pad	K	0.20	_	-	

#### Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.

3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-124B

### PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

Tape and Reel Flag Temperature Range Package	ily — ize (Kl (if app e —	B) –		Examples: a) PIC24HJ32GP202-E/SP: General-purpose PIC24H, 32 KB program memory, 28-pin, Extended temp., SPDIP package.
Architecture:	24	=	16-bit Microcontroller	
Flash Memory Family:	HJ	=	Flash program memory, 3.3V	
Product Group:	GP2 GP3	= =	General purpose family General purpose family	
Pin Count:	02 03	= =	28-pin 44-pin	
Temperature Range:	I E H	= = =	-40°C to +85°C (Industrial) -40°C to +125°C (Extended) -40°C to +150°C (High)	
Package:	SP SO SS MM PT ML	= = = =	Plastic Shrink Small Outline - 5.3 mm body (SSOP) Plastic Quad, No Lead Package - 6x6 mm body (QFN-S) Plastic Thin Quad Flatpack - 10x10x1 mm body (TQFP	