E·XFL



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	16-Bit
Speed	40 MIPs
Connectivity	I²C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	21
Program Memory Size	32KB (11K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 10x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Through Hole
Package / Case	28-DIP (0.300", 7.62mm)
Supplier Device Package	28-SPDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24hj32gp202-e-sp

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

PIC24HJ32GP202/204 AND PIC24HJ16GP304

Pin Diagrams (Continued)



REGISTER 6-1: RCON: RESET CONTROL REGISTER⁽¹⁾ (CONTINUED)

- bit 1 BOR: Brown-out Reset Flag bit 1 = A Brown-out Reset has occurred
 - 0 = A Brown-out Reset has not occurred
- bit 0 **POR:** Power-on Reset Flag bit
 - 1 = A Power-on Reset has occurred
 - 0 = A Power-on Reset has not occurred
- **Note 1:** All of the Reset status bits can be set or cleared in software. Setting one of these bits in software does not cause a device Reset.
 - 2: If the FWDTEN Configuration bit is '1' (unprogrammed), the WDT is always enabled, regardless of the SWDTEN bit setting.

Symbol	Parameter	Value		
VPOR	POR threshold	1.8V nominal		
TPOR	POR extension time	30 μs maximum		
VBOR	BOR threshold	2.5V nominal		
Твок	BOR extension time	100 μs maximum		
TPWRT	Programmable power-up time delay	0-128 ms nominal		
TFSCM	Fail-Safe Clock Monitor Delay	900 μs maximum		

TABLE 6-2:OSCILLATOR PARAMETERS

Note: When the device exits the Reset condition (begins normal operation), the device operating parameters (voltage, frequency, temperature, etc.) must be within their operating ranges, otherwise the device may not function correctly. The user application must ensure that the delay between the time power is first applied, and the time SYSRST becomes inactive, is long enough to get operating parameters within all specification.

6.4 Power-on Reset (POR)

A Power-on Reset (POR) circuit ensures the device is reset from power-on. The POR circuit is active until VDD crosses the VPOR threshold and the delay TPOR has elapsed. The delay TPOR ensures the internal device bias circuits become stable.

The device supply voltage characteristics must meet the specified starting voltage and rise rate requirements to generate the POR. Refer to Section 22.0 "Electrical Characteristics" for details.

The POR status bit in the Reset Control register (RCON<0>) is set to indicate the Power-on Reset.

6.4.1 Brown-out Reset (BOR) and Power-up Timer (PWRT)

The on-chip regulator has a Brown-out Reset (BOR) circuit that resets the device when the VDD is too low (VDD < VBOR) for proper device operation. The BOR circuit keeps the device in Reset until VDD crosses VBOR threshold and the delay TBOR has elapsed. The delay TBOR ensures the voltage regulator output becomes stable.

The BOR status bit in the Reset Control register (RCON<1>) is set to indicate the Brown-out Reset.

The device will not run at full speed after a BOR as the VDD should rise to acceptable levels for full-speed operation. The PWRT provides power-up time delay (TPWRT) to ensure that the system power supplies have stabilized at the appropriate levels for full-speed operation before the SYSRST is released.

The power-up timer delay (TPWRT) is programmed by the Power-on Reset Timer Value Select (FPWRT<2:0>) bits in the POR Configuration (FPOR<2:0>) register, which provides eight settings (from 0 ms to 128 ms). Refer to **Section 19.0 "Special Features"** for further details.

Figure 6-3 shows the typical brown-out scenarios. The reset delay (TBOR + TPWRT) is initiated each time VDD rises above the VBOR trip point

PIC24HJ32GP202/204 AND PIC24HJ16GP304

U-0	U-0	U-0	U-0	U-0 U-0		U-0	U-0
—	—	—	—			—	
bit 15							bit 8
U-0	U-0	U-0	U-0	R/C-0	R/W-0	U-0	U-0
—	—	—	—	IPL3 ⁽²⁾ PSV		—	
bit 7							bit 0
Legend:		C = Clear only	/ bit				
R = Readable bit W = Writable bit			-n = Value at POR '1' = Bit is set				
0' = Bit is cleare	ed	ʻx = Bit is unkr	nown	U = Unimpler			

REGISTER 7-2: CORCON: CORE CONTROL REGISTER⁽¹⁾

bit 3 IPL3: CPU Interrupt Priority Level Status bit 3⁽²⁾ 1 = CPU interrupt priority level is greater than 7 0 = CPU interrupt priority level is 7 or less

Note 1: For complete register details, see Register 3-2.

2: The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU Interrupt Priority Level.

10.2 Open-Drain Configuration

In addition to the PORT, LAT and TRIS registers for data control, some port pins can also be individually configured for either digital or open-drain output. This is controlled by the Open-Drain Control register, ODCx, associated with each port. Setting any of the bits configures the corresponding pin to act as an open-drain output.

The open-drain feature allows the generation of outputs higher than VDD (e.g., 5V) on any desired 5V tolerant pins by using external pull-up resistors. The maximum open-drain voltage allowed is the same as the maximum VIH specification.

See the **"Pin Diagrams"** section for the available pins and their functionality.

10.3 Configuring Analog Port Pins

The AD1PCFG and TRIS registers control the operation of the Analog-to-Digital (A/D) port pins. The port pins that are desired as analog inputs must have their corresponding TRIS bit set (input). If the TRIS bit is cleared (output), the digital output level (VOH or VOL) will be converted.

The AD1PCFGL register has a default value of 0x0000; therefore, all pins that share ANx functions are analog (not digital) by default.

When the PORT register is read, all pins configured as analog input channels will read as cleared (a low level).

Pins configured as digital inputs will not convert an analog input. Analog levels on any pin that is defined as a digital input (including the ANx pins) can cause the input buffer to consume current that exceeds the device specifications.

10.4 I/O Port Write/Read Timing

One instruction cycle is required between a port direction change or port write operation and a read operation of the same port. Typically this instruction would be a NOP. Examples are shown in Example 10-1 and Example 10-2. This also applies to PORT bit operations, such as BSET PORTB, # RB0, which are single cycle read-modify-write. All PORT bit operations, such as MOV PORTB, W0 or BSET PORTB, # RBx, read the pin and *not* the latch.

10.5 Input Change Notification

The input change notification function of the I/O ports allows the PIC24HJ32GP202/204 and PIC24HJ16GP304 devices to generate interrupt requests to the processor in response to a change-of-state on selected input pins. This feature can detect input change-of-states even in Sleep mode, when the clocks are disabled. Depending on the device pin count, up to 31 external signals (CNx pin) can be selected (enabled) for generating an interrupt request on a change-of-state.

Four control registers are associated with the CN module. The CNEN1 and CNEN2 registers contain the interrupt enable control bits for each of the CN input pins. Setting any of these bits enables a CN interrupt for the corresponding pins.

Each CN pin also has a weak pull-up connected to it. The pull-ups act as a current source connected to the pin, and eliminate the need for external resistors when push button or keypad devices are connected. The pull-ups are enabled separately using the CNPU1 and CNPU2 registers, which contain the control bits for each of the CN pins. Setting any of the control bits enables the weak pull-ups for the corresponding pins.

Note: Pull-ups on change notification pins should always be disabled when the port pin is configured as a digital output.

EXAMPLE 10-1: PORT WRITE/READ EXAMPLE

MOV	OxFF00, WO	; Configure PORTB<15:8> as inputs
MOV	W0, TRISBB	; and PORTB<7:0> as outputs
NOP		; Delay I cycle
btss	PORTB, #13	; Next Instruction

EXAMPLE 10-2: PORT BIT OPERATIONS

Incorrect:					
BSET	PORTB,	#RB1	;Set	PORTB <rb1></rb1>	high
BSET	PORTB,	#RB6	;Set	PORTB <rb6></rb6>	high
Correct:					
BSET	PORTB,	#RB1	;Set	PORTB <rb1></rb1>	high
NOP					
BSET	PORTB,	#RB6	;Set	PORTB <rb6></rb6>	high
NOP					
Preferred:					
BSET	LATB, I	LATB1	;Set	PORTB <rb1></rb1>	high
BSET	LATB, I	LATB6	;Set	PORTB <rb6></rb6>	high

10.9 Peripheral Pin Select Registers

The PIC24HJ32GP202/204 and PIC24HJ16GP304 devices implement 17 registers for remappable peripheral configuration:

- Input Remappable Peripheral Registers (9)
- Output Remappable Peripheral Registers (8)
- Note: Input and Output Register values can only be changed if the IOLOCK bit (OSC-CON<6>) = 0. See Section 10.6.3.1 "Control Register Lock" for a specific command sequence.

PIC24HJ32GP202/204 AND PIC24HJ16GP304

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
	—	—			SCK1R<4:0	>	
bit 15							bit 8
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—			SDI1R<4:0>	•	
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimple	mented bit, rea	d as '0'	
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown
bit 15-13	Unimplemen	ted: Read as '	כ'				
bit 12-8	SCK1R<4:0>	: Assign SPI 1	Clock Input (SCK1IN) to the	e corresponding	g RPn pin	
	11111 = Inpu	it tied to Vss					
	11001 = Inpu	it tied to RP25					
	•						
	•						
	•						
	00001 = Inpu	It fied to RP1					
bit 7-5		ted: Read as '	ר'				
bit 4-0	SDI1R-4.05	Assian SPI 1 F) ata Innut (S⊑)11) to the corr	esponding RPr	nin	
	11111 = Inpu	it tied to Vss			coponding rain		
	11001 = Inpu	it tied to RP25					
	•						
	•						
	•						
	00001 = Inpu	it tied to RP1					
	00000 = Inpu	it tied to RP0					

REGISTER 10-8: RPINR20: PERIPHERAL PIN SELECT INPUT REGISTER 20

11.2 Timer1 Control Register

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0					
TON	_	TSIDL			—	—	_					
bit 15							bit 8					
U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	U-0					
	TGATE	TCKPS	S<1:0>		TSYNC	TCS	—					
bit 7							bit (
Legend:												
R = Readable	e bit	W = Writable	bit	U = Unimple	mented bit, read	d as '0'						
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cl	eared	x = Bit is unkn	own					
bit 15	TON: Timer1	On bit										
	1 = Starts 16-	bit Timer1										
	0 = Stops 16-	bit Timer1										
bit 14	Unimplemen	ted: Read as '	0'									
bit 13	TSIDL: Stop	in Idle Mode bit	: 									
	1 = Discontin	ue module ope	ration when (device enters l	dle mode							
hit 12-7		ted: Read as '	on in idie ind ∩'	Jue								
bit 6		er1 Gated Time	• Accumulatio	n Enable bit								
	When TCS = 1:											
	This bit is ignored.											
	When TCS = 0:											
	1 = Gated time accumulation enabled											
1.1.5.4	0 = Gated tim	e accumulation	n disabled									
DIT 5-4	10KPS<1:0>		JOCK Presca	le Select bits								
	11 = 1.250 10 = 1.64											
	01 = 1:8											
	00 = 1:1											
bit 3	Unimplemen	ted: Read as '	0'									
bit 2	TSYNC: Time	er1 External Clo	ock Input Syr	chronization S	elect bit							
	When TCS =	<u>1:</u>										
	1 = Synchron 0 = Do not synchron	ize external cic	ICK INPUT	Nut								
	When TCS =											
	This bit is ign	ored.										
bit 1	TCS: Timer1	Clock Source S	Select bit									
	1 = External o	clock from pin T	1CK (on the	rising edge)								
hit O		IUCK (FCY)	o'									
DIEU	Unimplemen	tea: Read as	U									

REGISTER 17-2: UxSTA: UARTx STATUS AND CONTROL REGISTER (CONTINUED)

bit 5	ADDEN: Address Character Detect bit (bit 8 of received data = 1)
	 1 = Address Detect mode enabled. If 9-bit mode is not selected, this does not take effect 0 = Address Detect mode disabled
bit 4	RIDLE: Receiver Idle bit (read-only)
	1 = Receiver is Idle0 = Receiver is active
bit 3	PERR: Parity Error Status bit (read-only)
	 1 = Parity error has been detected for the current character (character at the top of the receive FIFO) 0 = Parity error has not been detected
bit 2	FERR: Framing Error Status bit (read-only)
	1 = Framing error has been detected for the current character (character at the top of the receive FIFO)
	0 = Framing error has not been detected
bit 1	OERR: Receive Buffer Overrun Error Status bit (read/clear only)
	1 = Receive buffer has overflowed
	0 = Receive buffer has not overflowed. Clearing a previously set OERR bit (1 \rightarrow 0 transition) will reset the receiver buffer and the UxRSR to the empty state
bit 0	URXDA: Receive Buffer Data Available bit (read-only)
	 1 = Receive buffer has data, at least one more character can be read 0 = Receive buffer is empty

Note 1: Refer to **Section 17. "UART**" (DS70188) in the *"dsPIC33F/PIC24H Family Reference Manual"* for information on enabling the UART module for transmit operation.

19.7 In-Circuit Serial Programming

PIC24HJ32GP202/204 and PIC24HJ16GP304 family microcontrollers can be serially programmed while in the end application circuit. This is done with two lines for clock and data, and three other lines for power, ground and the programming sequence. Serial programming allows customers to manufacture boards with unprogrammed devices and then program the microcontroller just before shipping the product. Serial programming also allows the most recent firmware or a custom firmware to be programmed. Refer to the "dsPIC33F/PIC24H Flash Programming Specification" (DS70152) document for details about In-Circuit Serial Programming™ (ICSP)™.

Any of the following three pairs of programming clock/data pins can be used:

- PGEC1 and PGED1
- PGEC2 and PGED2
- · PGEC3 and PGED3

19.8 In-Circuit Debugger

When MPLAB[®] ICD 2 is selected as a debugger, the in-circuit debugging functionality is enabled. This function allows simple debugging functions when used with MPLAB IDE. Debugging functionality is controlled through the Emulation/Debug Clock (PGECx) and Emulation/Debug Data (PGEDx) pin functions.

Any of the following three pairs of debugging clock/data pins can be used:

- PGEC1 and PGED1
- PGEC2 and PGED2
- PGEC3 and PGED3

To make use of the in-circuit debugger function of the device, the design must implement ICSP connections to $\overline{\text{MCLR}}$, VDD, Vss and PGECx/PGEDx pin pair. In addition, when the feature is enabled, some of the resources are not available for general use. These resources include the first 80 bytes of data RAM and two I/O pins.

Base Assembly # of # of Status Flags Instr Assembly Syntax Description Words Cycles Mnemonic Affected 35 INC INC f = f + 1 1 1 C,DC,N,OV,Z WREG = f + 1INC f,WREG 1 1 C,DC,N,OV,Z Wd = Ws + 11 C,DC,N,OV,Z TNC Ws,Wd 1 36 INC2 f = f + 2C,DC,N,OV,Z INC2 f 1 1 f,WREG WREG = f + 21 1 C,DC,N,OV,Z INC2 INC2 Ws,Wd Wd = Ws + 21 1 C,DC,N,OV,Z 37 IOR f = f .IOR. WREG 1 IOR f 1 N,Z WREG = f .IOR. WREG IOR f,WREG 1 1 N,Z 1 1 IOR Wd = lit10 .IOR. Wd N,Z #lit10,Wn IOR Wb,Ws,Wd Wd = Wb .IOR. Ws 1 1 N,Z Wd = Wb .IOR. lit5 IOR Wb,#lit5,Wd 1 1 N,Z 38 LNK LNK #lit14 Link Frame Pointer 1 1 None LSR 39 f = Logical Right Shift f 1 1 C,N,OV,Z LSR f WREG = Logical Right Shift f 1 C,N,OV,Z LSR f,WREG 1 LSR Ws,Wd Wd = Logical Right Shift Ws 1 1 C,N,OV,Z Wnd = Logical Right Shift Wb by Wns 1 N.Z LSR 1 Wb, Wns, Wnd LSR Wb,#lit5,Wnd Wnd = Logical Right Shift Wb by lit5 1 1 N.Z 40 MOV Move f to Wn MOV f,Wn 1 1 None MOV f Move f to f 1 1 N,Z Move f to WREG 1 MOV f,WREG 1 None #lit16,Wn Move 16-bit literal to Wn 1 1 None MOV MOV.b #lit8,Wn Move 8-bit literal to Wn 1 1 None MOV Wn,f Move Wn to f 1 1 None MOV Wso,Wdo Move Ws to Wd 1 1 None Move WREG to f WREG, f 1 1 None MOV Move Double from W(ns):W(ns + 1) to Wd 2 None MOV.D Wns,Wd 1 Move Double from Ws to W(nd + 1):W(nd) 2 1 None MOV.D Ws,Wnd 41 MUL MUL.SS Wb,Ws,Wnd {Wnd + 1, Wnd} = signed(Wb) * signed(Ws) 1 1 None {Wnd + 1, Wnd} = signed(Wb) * unsigned(Ws) 1 MUL.SU Wb,Ws,Wnd 1 None {Wnd + 1, Wnd} = unsigned(Wb) * signed(Ws) MUL.US Wb,Ws,Wnd 1 1 None {Wnd + 1, Wnd} = unsigned(Wb) * 1 1 MUL.UU Wb,Ws,Wnd None unsigned(Ws) {Wnd + 1, Wnd} = signed(Wb) * unsigned(lit5) 1 1 MUL.SU Wb,#lit5,Wnd None {Wnd + 1, Wnd} = unsigned(Wb) * 1 1 None MUL.UU Wb,#lit5,Wnd unsigned(lit5) MTTT. f W3:W2 = f * WREG 1 1 None 42 NEG $f = \overline{f} + 1$ C,DC,N,OV,Z NEG 1 f 1 WREG = $\overline{f} + 1$ NEG f,WREG 1 1 C,DC,N,OV,Z NEG Ws,Wd Wd = Ws + 11 1 C,DC,N,OV,Z 43 NOP No Operation 1 None NOP 1 NOPR No Operation 1 1 None 44 POP POP Pop f from Top-of-Stack (TOS) 1 1 None f Pop from Top-of-Stack (TOS) to Wdo 1 None POP Wdo 1 POP.D Wnd Pop from Top-of-Stack (TOS) to 1 2 None W(nd):W(nd + 1) POP.S Pop Shadow Registers 1 1 All 45 PUSH PUSH f Push f to Top-of-Stack (TOS) 1 1 None Push Wso to Top-of-Stack (TOS) 1 1 None PUSH Wso PUSH.D Push W(ns):W(ns + 1) to Top-of-Stack (TOS) 1 2 None Wns Push Shadow Registers PUSH.S 1 1 None PWRSAV 46 PWRSAV #lit1 Go into Sleep or Idle mode 1 1 WDTO,Sleep

TABLE 20-2: INSTRUCTION SET OVERVIEW (CONTINUED)

TABLE 22-21:RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMERTIMING REQUIREMENTS

AC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)						
			Opera	$\begin{array}{ll} \mbox{Operating temperature} & -40^{\circ}C \leq \mbox{ TA} \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq \mbox{ TA} \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic	Min	Тур ⁽²⁾	Max	Units	Conditions		
SY10	TMCL	MCLR Pulse-Width (low) ⁽¹⁾	2	—	_	μS	-40°C to +85°C		
SY11	Tpwrt	Power-up Timer Period ⁽¹⁾	_	2 4 16 32 64 128	_	ms	-40°C to +85°C User programmable		
SY12	TPOR	Power-on Reset Delay ⁽³⁾	3	10	30	μS	-40°C to +85°C		
SY13	Tioz	I/O High-Impedance from MCLR Low or Watchdog Timer Reset ⁽¹⁾	0.68	0.72	1.2	μS	_		
SY20	Twdt1	Watchdog Timer Time-out Period ⁽¹⁾	—	_	_	ms	See Section 19.4 "Watchdog Timer (WDT)" and LPRC specification F21a (Table 22-19).		
SY30	Tost	Oscillator Start-up Time	_	1024 Tosc	_	—	Tosc = OSC1 period		
SY35	TFSCM	Fail-Safe Clock Monitor Delay ⁽¹⁾	—	500	900	μS	-40°C to +85°C		

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

3: These parameters are characterized by similarity, but are not tested in manufacturing.

PIC24HJ32GP202/204 AND PIC24HJ16GP304

FIGURE 22-15: SPIX SLAVE MODE (FULL-DUPLEX CKE = 0, CKP = 1, SMP = 0) TIMING CHARACTERISTICS



TABLE 22-38: ADC MODULE SPECIFICATIONS

			Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)						
			$\begin{array}{llllllllllllllllllllllllllllllllllll$						
Param No.	Symbol	Characteristic	Min.	Тур	Max.	Units	Conditions		
			Device	Supply	/				
AD01	AVDD	Module VDD Supply ⁽²⁾	Greater of VDD – 0.3 or 3.0		Lesser of VDD + 0.3 or 3.6	V	—		
AD02	AVss	Module Vss Supply (2)	Vss – 0.3		Vss + 0.3	V	—		
			Referen	ce Inpu	ts				
AD05	VREFH	Reference Voltage High	AVss + 2.5	—	AVDD	V	See Note 1		
AD05a			3.0		3.6	V	VREFH = AVDD VREFL = AVSS = 0, see Note 2		
AD06	VREFL	Reference Voltage Low	AVss		AVDD - 2.5	V	See Note 1		
AD06a			0		0	V	VREFH = AVDD VREFL = AVSS = 0, see Note 2		
AD07	Vref	Absolute Reference Voltage ⁽²⁾	2.5		3.6	V	VREF = VREFH - VREFL		
AD08	IREF	Current Drain	_	250 —	550 10	μΑ μΑ	ADC operating, See Note 1 ADC off, See Note 1		
AD08a	Iad	Operating Current	_	7.0 2.7	9.0 3.2	mA mA	10-bit ADC mode, See Note 2 12-bit ADC mode, See Note 2		
			Analo	g Input					
AD12	VINH	Input Voltage Range _{VINH} (2)	VINL	_	VREFH	V	This voltage reflects Sample and Hold Channels 0, 1, 2, and 3 (CH0-CH3), positive input		
AD13	VINL	Input Voltage Range _{VINL} (2)	VREFL		AVss + 1V	V	This voltage reflects Sample and Hold Channels 0, 1, 2, and 3 (CH0-CH3), negative input		
AD17	Rin	Recommended Imped- ance of Analog Voltage Source ⁽³⁾	_	_	200 200	Ω Ω	10-bit ADC 12-bit ADC		

Note 1: These parameters are not characterized or tested in manufacturing.

2: These parameters are characterized, but are not tested in manufacturing.

3: These parameters are assured by design, but are not characterized or tested in manufacturing.

TABLE 22-42: ADC CONVERSION (10-BIT MODE) TIMING REQUIREMENTS

AC CHARACTERISTICS				$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Param No.	Symbol	Characteristic	Min.	Typ ⁽¹⁾	Max.	Units	Conditions			
		Cloc	k Parame	ters						
AD50	TAD	ADC Clock Period ⁽¹⁾	76	_	_	ns	—			
AD51	tRC	ADC Internal RC Oscillator Period ⁽¹⁾	—	250	Ι	ns	—			
	Conversion Rate									
AD55	tCONV	Conversion Time ⁽¹⁾	—	12 Tad	-	—	—			
AD56	FCNV	Throughput Rate ⁽¹⁾	—	-	1.1	Msps	—			
AD57	TSAMP	Sample Time ⁽¹⁾	2.0 TAD		_	—	—			
		Timin	g Parame	eters						
AD60	tPCS	Conversion Start from Sample Trigger ⁽¹⁾	2.0 Tad		3.0 Tad	_	Auto-Convert Trigger not selected			
AD61	tpss	Sample Start from Setting Sample (SAMP) bit ⁽¹⁾	2.0 TAD	_	3.0 Tad		—			
AD62	tcss	Conversion Completion to Sample Start (ASAM = 1) ⁽¹⁾	—	0.5 Tad	—	_	_			
AD63	tdpu	Time to Stabilize Analog Stage from ADC Off to ADC On ⁽¹⁾	—	_	20	μS	—			

Note 1: These parameters are characterized but not tested in manufacturing.

2: Because the sample caps will eventually lose charge, clock rates below 10 kHz can affect linearity performance, especially at elevated temperatures.

TABLE 23-15: ADC MODULE SPECIFICATIONS

AC CHARACTERISTICSStandard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$ for High Temperature						herwise stated) mperature					
Param No. Symbol		Characteristic	Min	Тур	Max	Units	Conditions				
	Reference Inputs										
HAD08	IREF	Current Drain	_	250 —	600 50	μA μA	ADC operating, See Note 1 ADC off, See Note 1				

Note 1: These parameters are not characterized or tested in manufacturing.

2: These parameters are characterized, but are not tested in manufacturing.

TABLE 23-16: ADC MODULE SPECIFICATIONS (12-BIT MODE)⁽³⁾

AC		Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)							
CHARACTERISTICS		Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$ for High Temperature							
Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions		
	ADC Accuracy (12-bit Mode) – Measurements with External VREF+/VREF- ⁽¹⁾								
HAD20a	Nr	Resolution ⁽³⁾	1.	2 data bi	ts	bits			
HAD21a	INL	Integral Nonlinearity	-2	_	+2	LSb	Vinl = AVss = Vrefl = 0V, AVdd = Vrefh = 3.6V		
HAD22a	DNL	Differential Nonlinearity	> -1	_	< 1	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V		
HAD23a	Gerr	Gain Error	-2	_	10	LSb	Vinl = AVss = Vrefl = 0V, AVdd = Vrefh = 3.6V		
HAD24a	EOFF	Offset Error	-3	—	5	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V		
ADC Accuracy (12-bit Mode) – Measurements with Internal VREF+/VREF- ⁽¹⁾									
HAD20a	Nr	Resolution ⁽³⁾	12 data bits			bits	—		
HAD21a	INL	Integral Nonlinearity	-2	—	+2	LSb	VINL = AVSS = 0V, AVDD = 3.6V		
HAD22a	DNL	Differential Nonlinearity	> -1	—	< 1	LSb	VINL = AVSS = 0V, AVDD = 3.6V		
HAD23a	Gerr	Gain Error	2		20	LSb	VINL = AVSS = 0V, AVDD = 3.6V		
HAD24a	EOFF	Offset Error	2	—	10	LSb	VINL = AVSS = 0V, AVDD = 3.6V		
Dynamic Performance (12-bit Mode) ⁽²⁾									
HAD33a	Fnyq	Input Signal Bandwidth	_		200	kHz	—		

Note 1: These parameters are characterized, but are tested at 20 ksps only.

2: These parameters are characterized by similarity, but are not tested in manufacturing.

3: Injection currents > | 0 | can affect the ADC results by approximately 4-6 counts.

TABLE 2	23-18: AD	C CONVERSION (12-BIT MO	DE) TIM	ING RE	QUIREN	IENTS			
AC CHARACTERISTICS		Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$ for High Temperature							
Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions		
		Clock	v Parame	ters					
HAD50	Tad	ADC Clock Period ⁽¹⁾	147	—	—	ns	—		
		Conv	version R	ate					
HAD56	FCNV	Throughput Rate ⁽¹⁾			400	Ksps	_		

Note 1: These parameters are characterized but not tested in manufacturing.

TABLE 23-19: ADC CONVERSION (10-BIT MODE) TIMING REQUIREMENTS

AC CHARACTERISTICS		Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$ for High Temperature						
Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions	
Clock Parameters								
HAD50	TAD	ADC Clock Period ⁽¹⁾	104	—	_	ns	—	
Conversion Rate								
HAD56	FCNV	Throughput Rate ⁽¹⁾	_	_	800	Ksps	_	

Note 1: These parameters are characterized but not tested in manufacturing.

44-Lead Plastic Thin Quad Flatpack (PT) – 10x10x1 mm Body, 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS					
Dimension Lin		MIN	NOM	MAX		
Number of Leads	N	44				
Lead Pitch	e	0.80 BSC				
Overall Height	A	-	-	1.20		
Molded Package Thickness	A2	0.95	1.00	1.05		
Standoff		0.05	-	0.15		
Foot Length	L	0.45	0.60	0.75		
Footprint	L1	1.00 REF				
Foot Angle	φ	0°	3.5°	7°		
Overall Width	E	12.00 BSC				
Overall Length	D	12.00 BSC				
Molded Package Width	E1	10.00 BSC				
Molded Package Length	D1	10.00 BSC				
Lead Thickness	С	0.09	-	0.20		
Lead Width	b	0.30	0.37	0.45		
Mold Draft Angle Top	α	11°	12°	13°		
Mold Draft Angle Bottom	β	11°	12°	13°		

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.

4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-076B

Revision E (November 2009)

The revision includes the following global update:

• Added Note 2 to the shaded table that appears at the beginning of each chapter. This new note provides information regarding the availability of registers and their associated bits

This revision also includes minor typographical and formatting changes throughout the data sheet text.

All other major changes are referenced by their respective section in the following table.

TABLE 25-4: MAJOR SECTION UPDATES

Section Name	Update Description
"High-Performance, 16-bit Microcontrollers"	Added information on high temperature operation (see "Operating Range:").
Section 10.0 "I/O Ports"	Changed the reference to digital-only pins to 5V tolerant pins in the second paragraph of Section 10.2 " Open-Drain Configuration ".
Section 17.0 "Universal Asynchronous Receiver Transmitter (UART)"	Updated the two baud rate range features to: 10 Mbps to 38 bps at 40 MIPS.
Section 18.0 "10-bit/12-bit Analog-to-Digital Converter (ADC)"	Updated the ADC1 block diagrams (see Figure 18-1 and Figure 18-2).
Section 19.0 "Special Features"	Updated the second paragraph and removed the fourth paragraph in Section 19.1 "Configuration Bits".
Section 22.0 "Electrical Characteristics"	Undated the Absolute Maximum Patings for high temperature
	and added Note 4.
	Updated the SPIx Module Slave Mode (CKE = 1) Timing Characteristics (see Figure 22-12).
Section 23.0 "High Temperature Electrical Characteristics"	Added new chapter with high temperature specifications.
"Product Identification System"	Added the "H" definition for high temperature.

Revision F (November 2009)

This revision includes minor typographical and formatting changes throughout the data sheet text.

All other major changes are referenced by their respective section in the following table.

TABLE A-1: MAJOR SECTION UPDATES

Section Name	Update Description
"High-Performance, 16-bit Microcontrollers"	Updated MIPS rating from 16 to 20 for high temperature devices in " Operating Range: " and in TABLE 23-1: " Operating MIPS vs. Voltage ".

Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Cleveland Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431 Australia - Sydney

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Hangzhou Tel: 86-571-2819-3187 Fax: 86-571-2819-3189

China - Hong Kong SAR Tel: 852-2401-1200

Fax: 852-2401-3431 China - Nanjing Tel: 86-25-8473-2460

Fax: 86-25-8473-2470 China - Qingdao Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

China - Xiamen Tel: 86-592-2388138 Fax: 86-592-2388130

China - Zhuhai Tel: 86-756-3210040 Fax: 86-756-3210049

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Osaka Tel: 81-66-152-7160 Fax: 81-66-152-9310

Japan - Yokohama Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-5778-366 Fax: 886-3-5770-955

Taiwan - Kaohsiung Tel: 886-7-536-4818 Fax: 886-7-330-9305

Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

UK - Wokingham Tel: 44-118-921-5869 Fax: 44-118-921-5820