

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

| Product Status | Obsolete |
|----------------------------|---|
| Core Processor | PIC |
| Core Size | 16-Bit |
| Speed | 20 MIPS |
| Connectivity | I ² C, IrDA, LINbus, SPI, UART/USART |
| Peripherals | Brown-out Detect/Reset, POR, PWM, WDT |
| Number of I/O | 35 |
| Program Memory Size | 32KB (11K x 24) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 2K x 8 |
| Voltage - Supply (Vcc/Vdd) | 3V ~ 3.6V |
| Data Converters | A/D 13x10b/12b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 150°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 44-VQFN Exposed Pad |
| Supplier Device Package | 44-QFN (8x8) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/pic24hj32gp204-h-ml |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TABLE 4-20: SYSTEM CONTROL REGISTER MAP

| File Name | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
|-----------|------|--------|--------|-----------|--------|--------|--------|-----------|-------|---------|--------|--------|------------|-------|-----------|---------|-------|---------------------|
| RCON | 0740 | TRAPR | IOPUWR | _ | _ | _ | _ | CM | VREGS | EXTR | SWR | SWDTEN | WDTO | SLEEP | IDLE | BOR | POR | _{XXXX} (1) |
| OSCCON | 0742 | _ | (| COSC<2:0> | • | _ | Ν | NOSC<2:0> | > | CLKLOCK | IOLOCK | LOCK | - | CF | - | LPOSCEN | OSWEN | ₀₃₀₀ (2) |
| CLKDIV | 0744 | ROI | [| DOZE<2:0> | | DOZEN | FF | RCDIV<2:0 |)> | PLLPOS | T<1:0> | _ | | F | PLLPRE<4: | 0> | | 3040 |
| PLLFBD | 0746 | _ | — | _ | — | — | - | _ | | | | F | PLLDIV<8:0 |)> | | | | 0030 |
| OSCTUN | 0748 | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | | | TUN | <5:0> | | | 0000 |

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: RCON register Reset values dependent on type of Reset.

2: OSCCON register Reset values dependent on the FOSC Configuration bits and by type of Reset.

TABLE 4-21: NVM REGISTER MAP

| File Name | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
|-----------|------|--------|--------|--------|--------|--------|--------|-------|-------|-------------|-------|-------|-------|------------|-------|-------|-----------------|---------------|
| NVMCON | 0760 | WR | WREN | WRERR | — | — | - | _ | _ | — | ERASE | - | _ | NVMOP<3:0> | | | 0000 (1) | |
| NVMKEY | 0766 | — | - | - | _ | — | | _ | | NVMKEY<7:0> | | | | | 0000 | | | |

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: Reset value shown is for POR only. Value on other Reset states is dependent on the state of memory write or erase operations at the time of Reset.

TABLE 4-22:PMD REGISTER MAP

| File Name | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
|-----------|------|--------|--------|--------|--------|--------|--------|-------|-------|--------|-------|-------|-------|--------|-------|-------|-------|---------------|
| PMD1 | 0770 | — | — | T3MD | T2MD | T1MD | — | — | — | I2C1MD | — | U1MD | — | SPI1MD | — | — | AD1MD | 0000 |
| PMD2 | 0772 | IC8MD | IC7MD | _ | _ | _ | _ | IC2MD | IC1MD | _ | _ | _ | _ | _ | _ | OC2MD | OC1MD | 0000 |

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

4.6 Interfacing Program and Data Memory Spaces

The device architecture uses a 24-bit-wide program space and a 16 bit wide data space. The architecture is also a modified Harvard scheme, which means that the data can also be present in the program space. To use this data successfully, it must be accessed in a way that preserves the alignment of information in both spaces.

Aside from normal execution, the architecture provides two methods by which program space can be accessed during operation:

- Using table instructions to access individual bytes or words anywhere in the program space
- Remapping a portion of the program space into the data space (Program Space Visibility)

Table instructions allow an application to read or write to small areas of the program memory. This capability makes the method ideal for accessing data tables that need to be updated periodically. It also allows access to all bytes of the program word. The remapping method allows an application to access a large block of data on a read-only basis, which is ideal for look ups from a large table of static data. The application can only access the least significant word of the program word.

4.6.1 ADDRESSING PROGRAM SPACE

Since the address ranges for the data and program spaces are 16 and 24 bits, respectively, a method is needed to create a 23-bit or 24-bit program address from 16-bit data registers. The solution depends on the interface method to be used.

For table operations, the 8-bit Table Page register (TBLPAG) is used to define a 32K word region within the program space. This is concatenated with a 16-bit EA to arrive at a full 24-bit program space address. In this format, the Most Significant bit of TBLPAG is used to determine if the operation occurs in the user memory (TBLPAG<7> = 0) or the configuration memory (TBLPAG<7> = 1).

For remapping operations, the 8-bit Program Space Visibility register (PSVPAG) is used to define a 16K word page in the program space. When the Most Significant bit of the EA is '1', PSVPAG is concatenated with the lower 15 bits of the EA to form a 23-bit program space address. Unlike table operations, this limits remapping operations strictly to the user memory area.

Table 4-24 and Figure 4-5 show how the program EA is created for table operations and remapping accesses from the data EA. Here, P<23:0> refers to a program space word, and D<15:0> refers to a data space word.

| Access Type | Access | | Program Space Address | | | | | | | | |
|--------------------------|---------------|------------------------------|-----------------------|---------------------|--------------------|-----|--|--|--|--|--|
| Access Type | Space | <23> | <22:16> | <15> | <14:1> | <0> | | | | | |
| Instruction Access | User | 0 | | PC<22:1> | | 0 | | | | | |
| (Code Execution) | | 0xx xxxx xxxx xxxx xxxx xxx0 | | | | | | | | | |
| TBLRD/TBLWT | User | TB | LPAG<7:0> | Data EA<15:0> | | | | | | | |
| (Byte/Word Read/Write) | | 0 | xxx xxxx | xxxx xxxx xxxx xxxx | | | | | | | |
| | Configuration | TB | LPAG<7:0> | Data EA<15:0> | | | | | | | |
| | | 1 | xxx xxxx | xxxx x | xxx xxxx xxxx | | | | | | |
| Program Space Visibility | User | 0 PSVPA | | /:0> | Data EA<14:0>(1) | | | | | | |
| (Block Remap/Read) | | 0 | XXXX XXXX | ۲. | xxx xxxx xxxx xxxx | | | | | | |

TABLE 4-24: PROGRAM SPACE ADDRESS CONSTRUCTION

Note 1: Data EA<15> is always '1' in this case, but is not used in calculating the program space address. Bit 15 of the address is PSVPAG<0>.

6.1 Resets Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

| Note: | In the event you are not able to access |
|-------|---|
| | the product page using the link above, |
| | enter this URL in your browser: |
| | http://www.microchip.com/wwwproducts/ |
| | Devices.aspx?dDocName=en530271 |

6.1.1 KEY RESOURCES

- Section 8. "Reset" (DS70192)
- Code Samples
- Application Notes
- Software Libraries
- · Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- Development Tools



6.5 External Reset (EXTR)

The external Reset is generated by driving the MCLR pin low. The MCLR pin is a Schmitt trigger input with an additional glitch filter. Reset pulses that are longer than the minimum pulse-width will generate a Reset. Refer to **Section 22.0** "**Electrical Characteristics**" for minimum pulse-width specifications. The External Reset (MCLR) Pin (EXTR) bit in the Reset Control (RCON) register is set to indicate the MCLR Reset.

6.5.1 EXTERNAL SUPERVISORY CIRCUIT

Many systems have external supervisory circuits that generate reset signals to Reset multiple devices in the system. This external Reset signal can be directly connected to the MCLR pin to Reset the device when the rest of system is Reset.

6.5.2 INTERNAL SUPERVISORY CIRCUIT

When using the internal power supervisory circuit to Reset the device, the external reset pin (MCLR) should be tied directly or resistively to VDD. In this case, the MCLR pin will not be used to generate a Reset. The external reset pin (MCLR) does not have an internal pull-up and must not be left unconnected.

6.6 Software RESET Instruction (SWR)

Whenever the RESET instruction is executed, the device will assert SYSRST, placing the device in a special Reset state. This Reset state will not re-initialize the clock. The clock source in effect prior to the RESET instruction will remain. SYSRST is released at the next instruction cycle, and the reset vector fetch will commence.

The Software Reset (Instruction) Flag (SWR) bit in the Reset Control register (RCON<6>) is set to indicate the software Reset.

6.7 Watchdog Time-out Reset (WDTO)

Whenever a Watchdog <u>time-out</u> occurs, the device will asynchronously assert SYSRST. The clock source will remain unchanged. A WDT time-out during Sleep or Idle mode will wake-up the processor, but will not reset the processor.

The Watchdog Timer Time-out Flag bit (WDTO) in the Reset Control register (RCON<4>) is set to indicate the Watchdog Reset. Refer to **Section 19.4 "Watchdog Timer (WDT)"** for more information on Watchdog Reset.

6.8 Trap Conflict Reset

If a lower-priority hard trap occurs while a higher-priority trap is being processed, a hard trap conflict Reset occurs. The hard traps include exceptions of priority level 13 through level 15, inclusive. The address error (level 13) and oscillator error (level 14) traps fall into this category.

The Trap Reset Flag bit (TRAPR) in the Reset Control register (RCON<15>) is set to indicate the Trap Conflict Reset. Refer to **Section 7.0 "Interrupt Controller"** for more information on trap conflict Resets.

| U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|-----------------|--|--------------------|--|------------------|------------------|-----------------|--------|
| _ | — | AD1IE | U1TXIE | U1RXIE | SPI1IE | SPI1EIE | T3IE |
| bit 15 | | | | | | | bit 8 |
| | | | | | | | |
| R/W-0 | R/W-0 | R/W-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| T2IE | OC2IE | IC2IE | — | T1IE | OC1IE | IC1IE | INT0IE |
| bit 7 | | | | | | | bit 0 |
| F | | | | | | | |
| Legend: | | | | | | | |
| R = Readable | bit | W = Writable | bit | U = Unimple | mented bit, read | d as '0' | |
| -n = Value at F | POR | '1' = Bit is set | | '0' = Bit is cle | eared | x = Bit is unkn | own |
| | | | | | | | |
| bit 15-4 | Unimplement | ted: Read as | 0, | | | | |
| bit 13 | AD1IE: ADC1 | Conversion C | Complete Interi | rupt Enable bil | t | | |
| | \perp = Interrupt r 0 = Interrupt r | equest enable | a abled | | | | |
| bit 12 | U1TXIE: UAR | RT1 Transmitte | r Interrupt Ena | able bit | | | |
| 2 | 1 = Interrupt r | equest enable | d | | | | |
| | 0 = Interrupt r | equest not ena | abled | | | | |
| bit 11 | U1RXIE: UAF | RT1 Receiver I | nterrupt Enabl | e bit | | | |
| | 1 = Interrupt r | equest enable | d | | | | |
| | 0 = Interrupt r | request not ena | | | | | |
| bit 10 | SPI1IE: SPI1 | Event Interrup | t Enable bit | | | | |
| | 1 = Interrupt r 0 = Interrupt r | equest enable | u abled | | | | |
| bit 9 | SPI1EIE: SPI | 1 Error Interru | ot Enable bit | | | | |
| | 1 = Interrupt r | equest enable | d | | | | |
| | 0 = Interrupt r | equest not ena | abled | | | | |
| bit 8 | T3IE: Timer3 | Interrupt Enab | le bit | | | | |
| | 1 = Interrupt r | equest enable | d d | | | | |
| h:+ 7 | | letermust Each | | | | | |
| DIL 7 | 1 = Interrupt r | interrupt Enab | d die die die die die die die die die di | | | | |
| | 0 = Interrupt r | request enable | abled | | | | |
| bit 6 | OC2IE: Outpu | ut Compare Ch | annel 2 Interr | upt Enable bit | | | |
| | 1 = Interrupt r | equest enable | d | | | | |
| | 0 = Interrupt r | equest not ena | abled | | | | |
| bit 5 | IC2IE: Input C | Capture Chann | el 2 Interrupt E | Enable bit | | | |
| | 1 = Interrupt r | equest enable | d | | | | |
| bit 4 | | tod. Pood as ' | | | | | |
| bit 3 | | Interrunt Enab | U le hit | | | | |
| bit 5 | 1 = Interrupt r | request enable | d | | | | |
| | 0 = Interrupt r | request not enable | abled | | | | |
| bit 2 | OC1IE: Outpu | ut Compare Ch | annel 1 Interr | upt Enable bit | | | |
| | 1 = Interrupt r | equest enable | d | | | | |
| | 0 = Interrupt r | request not ena | abled | | | | |

REGISTER 7-8: IEC0: INTERRUPT ENABLE CONTROL REGISTER 0

| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
|-----------------|-----------------|------------------|---------------|------------------|------------------|-----------------|-------|
| _ | | — | — | | — | — | — |
| bit 15 | | | | | | | bit 8 |
| | | | | | | | |
| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | R/W-0 | U-0 |
| — | _ | — | — | _ | — | U1EIE | — |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readable | bit | W = Writable | bit | U = Unimplei | mented bit, read | as '0' | |
| -n = Value at F | POR | '1' = Bit is set | | '0' = Bit is cle | ared | x = Bit is unkr | nown |
| | | | | | | | |
| bit 15-2 | Unimplemen | ted: Read as ' | 0' | | | | |
| bit 1 | U1EIE: UART | 1 Error Interru | pt Enable bit | | | | |
| | 1 = Interrupt r | equest enable | d | | | | |
| | 0 = Interrupt r | equest not ena | abled | | | | |

REGISTER 7-10: IEC4: INTERRUPT ENABLE CONTROL REGISTER 4

bit 0 Unimplemented: Read as '0'

| U-0 | R/W-1 | R/W-0 | R/W-0 | U-0 | U-0 | U-0 | U-0 | | | | | | |
|--------------|--------------------|------------------------------|----------------|--------------------|-----------------|-----------------|-------|--|--|--|--|--|--|
| _ | | CNIP<2:0> | | — | — | — | _ | | | | | | |
| oit 15 | | | | | | | bit 8 | | | | | | |
| | | | | | | | | | | | | | |
| U-0 | R/W-1 | R/W-0 | R/W-0 | U-0 | R/W-1 | R/W-0 | R/W-0 | | | | | | |
| | | MI2C1IP<2:0> | | — | | SI2C1IP<2:0> | | | | | | | |
| bit 7 | | | | | | | bit 0 | | | | | | |
| Legend: | | | | | | | | | | | | | |
| R = Readab | le bit | W = Writable I | oit | U = Unimplei | mented bit, rea | ad as '0' | | | | | | | |
| -n = Value a | t POR | '1' = Bit is set | | '0' = Bit is cle | eared | x = Bit is unki | nown | | | | | | |
| | | | | | | | | | | | | | |
| bit 15 | Unimpleme | ented: Read as '0 |)' | | | | | | | | | | |
| bit 14-12 | CNIP<2:0> | : Change Notifica | tion Interrup | t Priority bits | | | | | | | | | |
| | 111 = Inter | rupt is priority 7 (ł | nighest priori | ty interrupt) | | | | | | | | | |
| | • | | | | | | | | | | | | |
| | • | • | | | | | | | | | | | |
| | 001 = Inter | rupt is priority 1 | | | | | | | | | | | |
| | 000 = Inter | rupt source is dis | abled | | | | | | | | | | |
| bit 11-7 | Unimpleme | ented: Read as 'o |)' | | | | | | | | | | |
| bit 6-4 | MI2C1IP<2 | :0>: I2C1 Master | Events Inter | rupt Priority bits | 5 | | | | | | | | |
| | 111 = Inter | rupt is priority 7 (ł | nighest priori | ty interrupt) | | | | | | | | | |
| | • | | | | | | | | | | | | |
| | • | | | | | | | | | | | | |
| | • 001 = Inter | runt is priority 1 | | | | | | | | | | | |
| | 000 = Inter | rupt source is disa | abled | | | | | | | | | | |
| bit 3 | Unimpleme | ented: Read as '(|)' | | | | | | | | | | |
| bit 2-0 | SI2C1IP<2: | : 0>: I2C1 Slave E | vents Interru | pt Priority bits | | | | | | | | | |
| | 111 = Inter | rupt is priority 7 (ł | niahest priori | tv interrupt) | | | | | | | | | |
| | • | , , , | 0 1 | , , | | | | | | | | | |
| | • | | | | | | | | | | | | |
| | • | numble estades d | | | | | | | | | | | |
| | 001 = Interior | rupt is priority 1 | abled | | | | | | | | | | |
| | | | | | | | | | | | | | |

REGISTER 7-15: IPC4: INTERRUPT PRIORITY CONTROL REGISTER 4

| U-0 | R/W-1 | R/W-0 | R/W-0 | U-0 | R/W-1 | R/W-0 | R/W-0 | | | | | | |
|--------------|---|--|-----------------|-------------------|-----------------|-----------------|----------------|--|--|--|--|--|--|
| | | IC8IP<2:0> | | | | IC7IP<2:0> | | | | | | | |
| bit 15 | | | | | | | bit | | | | | | |
| | | | | | D 444 4 | 5444.0 | D 444 A | | | | | | |
| U-0 | 0-0 | 0-0 | 0-0 | 0-0 | R/W-1 | R/W-0 | R/W-0 | | | | | | |
| | — | _ | — | — | | INT11P<2:0> | | | | | | | |
| DIT / | | | | | | | DIt | | | | | | |
| Legend: | | | | | | | | | | | | | |
| R = Readab | le bit | W = Writable | bit | U = Unimple | mented bit, rea | d as '0' | | | | | | | |
| -n = Value a | t POR | '1' = Bit is set | t | '0' = Bit is cle | eared | x = Bit is unkr | nown | | | | | | |
| | | | | | | | | | | | | | |
| bit 15 | Unimplemen | ted: Read as ' | 0' | | | | | | | | | | |
| bit 14-12 | IC8IP<2:0>: | nput Capture | Channel 8 Inte | errupt Priority b | oits | | | | | | | | |
| | 111 = Interrup | pt is priority 7 (| highest priori | ty interrupt) | | | | | | | | | |
| | • | | | | | | | | | | | | |
| | • | | | | | | | | | | | | |
| | • | | | | | | | | | | | | |
| | 001 = Interrup | ot is priority 1 | sabled | | | | | | | | | | |
| hit 11 | | tod. Boad as ' | | | | | | | | | | | |
| | | ieu. Reau as | | | | | | | | | | | |
| DIT 10-8 | IC7IP<2:0>: Input Capture Channel 7 Interrupt Priority bits | | | | | | | | | | | | |
| | | pt is priority 7 (| nignest priori | ty interrupt) | | | | | | | | | |
| | • | | | | | | | | | | | | |
| | • | | | | | | | | | | | | |
| | 001 = Interrup | ot is priority 1 | | | | | | | | | | | |
| | 000 = Interrup | ot source is dis | sabled | | | | | | | | | | |
| bit 7-3 | Unimplemen | ted: Read as ' | 0' | | | | | | | | | | |
| bit 2-0 | INT1IP<2:0>: | External Inter | rupt 1 Priority | bits | | | | | | | | | |
| | 111 = Interrur | 111 = Interrupt is priority 7 (highest priority interrupt) | | | | | | | | | | | |
| | • | • | | | | | | | | | | | |
| | • | | | | | | | | | | | | |
| | • | • | | | | | | | | | | | |
| | 001 = Interrup | 001 = Interrupt is priority 1 | | | | | | | | | | | |
| | 000 = Interrup | ot source is dis | sabled | | | | | | | | | | |

REGISTER 7-16: IPC5: INTERRUPT PRIORITY CONTROL REGISTER 5

| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
|-----------------|----------------|---------------------|------------------|------------------|------------------|-----------------|-------|
| — | — | — | — | — | — | — | _ |
| bit 15 | | | | | | | bit 8 |
| | | | | | | | |
| U-0 | R/W-1 | R/W-0 | R/W-0 | U-0 | U-0 | U-0 | U-0 |
| — | | INT2IP<2:0> | | — | - | — | _ |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readable | bit | W = Writable | bit | U = Unimpler | mented bit, read | as '0' | |
| -n = Value at F | POR | '1' = Bit is set | | '0' = Bit is cle | ared | x = Bit is unkr | iown |
| | | | | | | | |
| bit 15-7 | Unimplemen | ted: Read as 'd | כ' | | | | |
| bit 6-4 | INT2IP<2:0>: | External Interr | upt 2 Priority | bits | | | |
| | 111 = Interrup | ot is priority 7 (I | highest priority | y interrupt) | | | |
| | • | | | | | | |

REGISTER 7-17: IPC7: INTERRUPT PRIORITY CONTROL REGISTER 7

bit 3-0 Unimplemented: Read as '0'

001 = Interrupt is priority 1 000 = Interrupt source is disabled

7.5 Interrupt Setup Procedures

7.5.1 INITIALIZATION

To configure an interrupt source at initialization:

- 1. Set the NSTDIS bit (INTCON1<15>) if nested interrupts are not desired.
- Select the user-assigned priority level for the interrupt source by writing the control bits in the appropriate IPCx register. The priority level will depend on the specific application and type of interrupt source. If multiple priority levels are not desired, the IPCx register control bits for all enabled interrupt sources can be programmed to the same non-zero value.

Note: At a device Reset, the IPCx registers are initialized such that all user interrupt sources are assigned to priority level 4.

- 3. Clear the interrupt flag status bit associated with the peripheral in the associated IFSx register.
- 4. Set the interrupt enable control bit associated with the source in the appropriate IECx register to enable the interrupt source.

7.5.2 INTERRUPT SERVICE ROUTINE

The method used to declare an Interrupt Service Routine (ISR) and initialize the IVT with the correct vector address depends on the programming language (C or Assembler) and the language development toolsuite used to develop the application.

In general, the user application must clear the interrupt flag in the appropriate IFSx register for the source of interrupt that the ISR handles. Otherwise, the program will re-enter the ISR immediately after exiting the routine. If the ISR is coded in assembly language, it must be terminated using a RETFIE instruction to unstack the saved PC value, SRL value and old CPU priority level.

7.5.3 TRAP SERVICE ROUTINE

A Trap Service Routine (TSR) is coded like an ISR, except that the appropriate trap status flag in the INTCON1 register must be cleared to avoid re-entry into the TSR.

7.5.4 INTERRUPT DISABLE

All user interrupts can be disabled using this procedure:

- 1. Push the current SR value onto the software stack using the PUSH instruction.
- 2. Force the CPU to priority level 7 by inclusive ORing the value OEh with SRL.

To enable user interrupts, the ${\tt POP}$ instruction can be used to restore the previous SR value.

| Note: | Only user interrupts with a priority level of |
|-------|---|
| | 7 or lower can be disabled. Trap sources |
| | (level 8-level 15) cannot be disabled. |

The DISI instruction provides a convenient way to disable interrupts of priority levels 1-6 for a fixed period of time. Level 7 interrupt sources are not disabled by the DISI instruction.

10.0 I/O PORTS

- Note 1: This data sheet summarizes the features of the PIC24HJ32GP202/204 and PIC24HJ16GP304 family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Section 10. I/O Ports" (DS70193) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to **Section 4.0 "Memory Organization"** in this data sheet for device-specific register and bit information.

All of the device pins (except VDD, VSS, MCLR and OSC1/CLKI) are shared among the peripherals and the parallel I/O ports. All I/O input ports feature Schmitt Trigger inputs for improved noise immunity.

10.1 Parallel I/O (PIO) Ports

A parallel I/O port that shares a pin with a peripheral is generally subservient to the peripheral. The peripheral's output buffer data and control signals are provided to a pair of multiplexers. The multiplexers select whether the peripheral or the associated port has ownership of the output data and control signals of the I/O pin. The logic also prevents "loop through", in which a port's digital output can drive the input of a peripheral that shares the same pin. Figure 10-1 shows how ports are shared with other peripherals and the associated I/O pin to which they are connected.

When a peripheral is enabled and the peripheral is actively driving an associated pin, the use of the pin as a general purpose output pin is disabled. The I/O pin can be read, but the output driver for the parallel port bit is disabled. If a peripheral is enabled, but the peripheral is not actively driving a pin, that pin can be driven by a port.

All port pins have three registers directly associated with their operation as digital I/O. The data direction register (TRISx) determines whether the pin is an input or an output. If the data direction bit is '1', then the pin is an input. All port pins are defined as inputs after a Reset. Reads from the latch (LATx) read the latch. Writes to the latch, write the latch. Reads from the port (PORTx) read the port pins, while writes to the port pins write the latch.

Any bit and its associated data and control registers that are not valid for a particular device will be disabled. This means that the corresponding LATx and TRISx registers and the port pin will read as zeros.

When a pin is shared with another peripheral or function that is defined as an input only, it is nevertheless regarded as a dedicated port because there is no other competing source of outputs.





REGISTER 10-19: RPOR9: PERIPHERAL PIN SELECT OUTPUT REGISTER 9

| U-0 | U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|--------|------|------|-------|-------|------------|-------|-------|
| | — | — | | | RP19R<4:0> | | |
| bit 15 | | | | | | | bit 8 |
| | | | | | | | |
| 11.0 | 11.0 | 11.0 | | | | | |

| 0-0 | 0-0 | 0-0 | 10,00-0 | 10,00-0 | 10,00-0 | 10,00-0 | 10,00-0 |
|-------|-----|-----|------------|---------|---------|---------|---------|
| — | — | — | RP18R<4:0> | | | | |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |

| Legend: | | | |
|-------------------|------------------|-----------------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read | l as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

bit 15-13 **Unimplemented:** Read as '0'

bit 12-8 **RP19R<4:0>:** Peripheral Output Function is Assigned to RP19 Output Pin (see Table 10-2 for peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP18R<4:0>:** Peripheral Output Function is Assigned to RP18 Output Pin (see Table 10-2 for peripheral function numbers)

REGISTER 10-20: RPOR10: PERIPHERAL PIN SELECT OUTPUT REGISTER 10

| U-0 | U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|------------------------------------|------------|-----------------|--|--------------|-----------------|----------|-------|
| _ | — | — | | | RP21R<4:0> | • | |
| bit 15 | | | | | | | bit 8 |
| | | | | | | | |
| U-0 | U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| _ | — | — | | | RP20R<4:0> | > | |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readable | bit | W = Writable | bit | U = Unimpler | mented bit, rea | d as '0' | |
| -n = Value at POR '1' = Bit is set | | | '0' = Bit is cleared x = Bit is unknow | | | nown | |
| | | | | | | | |
| bit 15-13 | Unimplemen | ted: Read as 'd | כי | | | | |
| | - | | | | | | |

bit 12-8 **RP21R<4:0>:** Peripheral Output Function is Assigned to RP21 Output Pin (see Table 10-2 for peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP20R<4:0>:** Peripheral Output Function is Assigned to RP20 Output Pin (see Table 10-2 for peripheral function numbers)

| R/W-0 | U-0 | R/W-0 | U-0 | U-0 | U-0 | U-0 | U-0 | |
|--------------|---|--|-----------------------------------|-------------------------|-----------------|-----------------|-------|--|
| TON | | TSIDL | _ | _ | | _ | — | |
| bit 15 | · | | • | | | | bit 8 | |
| | | | | | | | | |
| U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | U-0 | R/W-0 | U-0 | |
| — | TGATE | TCKP | S<1:0> | T32 | _ | TCS | — | |
| bit 7 | | | | | | | bit 0 | |
| Legend: | | | | | | | | |
| R = Readab | le bit | W = Writable | bit | U = Unimplei | mented bit, rea | ıd as '0' | | |
| -n = Value a | t POR | '1' = Bit is set | t | '0' = Bit is cle | ared | x = Bit is unkn | iown | |
| | | | | | | | | |
| bit 15 | TON: Timer2 | On bit | | | | | | |
| | $\frac{\text{vvnen } 132 = .}{1 = \text{Starts } 32}$ | ⊥: bit Timer2/3 | | | | | | |
| | 0 = Stops 32- | bit Timer2/3 | | | | | | |
| | When T32 = 0 | 0: | | | | | | |
| | 1 = Starts 16- 0 = Stops 16- | bit Timer2 bit Timer2 | | | | | | |
| bit 14 | Unimplemen | ted: Read as ' | 0' | | | | | |
| bit 13 | TSIDL: Stop i | in Idle Mode bi | t | | | | | |
| | 1 = Discontine 0 = Continue | ue module ope module operat | eration when o tion in Idle mo | device enters lo ode | lle mode | | | |
| bit 12-7 | Unimplemen | ted: Read as ' | 0' | | | | | |
| bit 6 | TGATE: Time | er2 Gated Time | e Accumulatio | n Enable bit | | | | |
| | When TCS = | <u>1:</u> | | | | | | |
| | When TCS = | | | | | | | |
| | 1 = Gated tim | <u>o.</u> ne accumulatio | n enabled | | | | | |
| | 0 = Gated tim | ne accumulatio | n disabled | | | | | |
| bit 5-4 | TCKPS<1:0> | : Timer2 Input | Clock Presca | ale Select bits | | | | |
| | 11 = 1:256 | | | | | | | |
| | 01 = 1:8 | | | | | | | |
| | 00 = 1:1 | | | | | | | |
| bit 3 | T32: 32-bit Ti | mer Mode Sele | ect bit | | | | | |
| | 1 = Timer2 ar 0 = Timer2 ar | 1 = Timer2 and Timer3 form a single 32-bit timer 0 = Timer2 and Timer3 act as two 16-bit timers | | | | | | |
| bit 2 | Unimplemen | ted: Read as ' | 0' | | | | | |
| bit 1 | TCS: Timer2 | Clock Source | Select bit | | | | | |
| | 1 = External o 0 = Internal c | clock from pin ⁻ lock (Fcy) | T2CK (on the | rising edge) | | | | |
| bit 0 | Unimplemen | ted: Read as ' | 0' | | | | | |
| | | | | | | | | |

REGISTER 12-1: T2CON CONTROL REGISTER

20.0 INSTRUCTION SET SUMMARY

Note: This data sheet summarizes the features of this group of PIC24HJ32GP202/204 and PIC24HJ16GP304 devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the *"dsPIC33F/PIC24H Family Reference Manual"*. Please see the Microchip web site (www.microchip.com) for the latest dsPIC33F/PIC24H Family Reference Manual sections.

The PIC24H instruction set is identical to that of the PIC24F, and is a subset of the dsPIC30F/33F instruction set.

Most instructions are a single program memory word (24 bits). Only three instructions require two program memory locations.

Each single-word instruction is a 24-bit word, divided into an 8-bit opcode, which specifies the instruction type and one or more operands, which further specify the operation of the instruction.

The instruction set is highly orthogonal and is grouped into five basic categories:

- · Word or byte-oriented operations
- · Bit-oriented operations
- · Literal operations
- · Control operations

Table 20-1 shows the general symbols used in describing the instructions.

The PIC24H instruction set summary in Table 20-2 lists all the instructions, along with the status flags affected by each instruction.

Most word or byte-oriented W register instructions (including barrel shift instructions) have three operands:

- The first source operand which is typically a register 'Wb' without any address modifier
- The second source operand which is typically a register 'Ws' with or without an address modifier
- The destination of the result which is typically a register 'Wd' with or without an address modifier

However, word or byte-oriented file register instructions have two operands:

- The file register specified by the value 'f'
- The destination, which could either be the file register 'f' or the W0 register, which is denoted as 'WREG'

Most bit-oriented instructions (including simple rotate/shift instructions) have two operands:

- The W register (with or without an address modifier) or file register (specified by the value of 'Ws' or 'f')
- The bit in the W register or file register (specified by a literal value or indirectly by the contents of register 'Wb')

The literal instructions that involve data movement may use some of the following operands:

- A literal value to be loaded into a W register or file register (specified by the value of 'k')
- The W register or file register where the literal value is to be loaded (specified by 'Wb' or 'f')

However, literal instructions that involve arithmetic or logical operations use some of the following operands:

- The first source operand which is a register 'Wb' without any address modifier
- The second source operand which is a literal value
- The destination of the result (only if not the same as the first source operand) which is typically a register 'Wd' with or without an address modifier

The control instructions may use some of the following operands:

- · A program memory address
- The mode of the table read and table write instructions

All instructions are single word. Certain double-word instructions are designed to provide all of the required information in these 48 bits. In the second word, the 8 MSbs are '0's. If this second word is executed as an instruction (by itself), it will execute as a NOP.

Most single-word instructions are executed in a single instruction cycle, unless a conditional test is true, or the program counter is changed as a result of the instruction. In these cases, the execution takes two instruction cycles with the additional instruction cycle(s) executed as a NOP. Notable exceptions are the BRA (unconditional/computed branch), indirect CALL/GOTO, all table reads and writes and RETURN/RETFIE instructions, which are single-word instructions but take two or three cycles. Certain instructions that involve skipping over the subsequent instruction require either two or three cycles if the skip is performed, depending on whether the instruction being skipped is a single-word or double word instruction. Moreover, double word moves require two cycles. The double word instructions execute in two instruction cycles.

Note: For more details on the instruction set, refer to the *"16-bit MCU and DSC Programmer's Reference Manual"* (DS70157).

21.2 MPLAB C Compilers for Various Device Families

The MPLAB C Compiler code development systems are complete ANSI C compilers for Microchip's PIC18, PIC24 and PIC32 families of microcontrollers and the dsPIC30 and dsPIC33 families of digital signal controllers. These compilers provide powerful integration capabilities, superior code optimization and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

21.3 HI-TECH C for Various Device Families

The HI-TECH C Compiler code development systems are complete ANSI C compilers for Microchip's PIC family of microcontrollers and the dsPIC family of digital signal controllers. These compilers provide powerful integration capabilities, omniscient code generation and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

The compilers include a macro assembler, linker, preprocessor, and one-step driver, and can run on multiple platforms.

21.4 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for PIC10/12/16/18 MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel[®] standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM Assembler features include:

- · Integration into MPLAB IDE projects
- User-defined macros to streamline
 assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

21.5 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler and the MPLAB C18 C Compiler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

21.6 MPLAB Assembler, Linker and Librarian for Various Device Families

MPLAB Assembler produces relocatable machine code from symbolic assembly language for PIC24, PIC32 and dsPIC devices. MPLAB C Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- Command line interface
- · Rich directive set
- Flexible macro language
- · MPLAB IDE compatibility

FIGURE 22-5: TIMER1, 2 AND 3 EXTERNAL CLOCK TIMING CHARACTERISTICS



| AC CHARACTERISTICS | | | $\begin{array}{llllllllllllllllllllllllllllllllllll$ | | | | | | |
|--------------------|-----------|---|--|-----------------|---|-----|---------|-------|--|
| Param No. | Symbol | Characteristic ⁽²⁾ | | | Min | Тур | Max | Units | Conditions |
| TA10 | ТтхН | TxCK High Time | Synchronous, no prescaler | | 0.5 TCY + 20 | | _ | ns | Must also meet parameter TA15 |
| | | | Synchror with pres | nous, scaler | 10 | | — | ns | |
| | | | Asynchronous | | 10 | _ | _ | ns | |
| TA11 | T⊤xL | TxCK Low Time | Synchronous, no prescaler | | 0.5 Tcy + 20 | | — | ns | Must also meet parameter TA15 |
| | | | Synchronous, with prescaler | | 10 | | - | ns | |
| | | | Asynchro | onous | 10 | _ | — | ns | |
| TA15 | ΤτχΡ | TxCK Input Period | Synchror no presca | nous, aler | Tcy + 40 | | — | ns | — |
| | | | Synchror with pres | nous, scaler | Greater of: 20 ns or (Tcy + 40)/N | _ | — | — | N = prescale value (1, 8, 64, 256) |
| | | | Asynchro | onous | 20 | _ | — | ns | — |
| OS60 | Ft1 | SOSC1/T1CK Osci frequency Range (c by setting bit TCS (| cillator Input oscillator enabled (T1CON<1>)) | | DC | _ | 50 | kHz | |
| TA20 | TCKEXTMRL | Delay from Externa Edge to Timer Incre | al TxCK Cl | ock | 0.5 Tcy | | 1.5 TCY | — | — |

TABLE 22-22: TIMER1 EXTERNAL CLOCK TIMING REQUIREMENTS⁽¹⁾

Note 1: Timer1 is a Type A.

2: These parameters are characterized by similarity, but are not tested in manufacturing.

FIGURE 22-10: SPIX MASTER MODE (HALF-DUPLEX, TRANSMIT ONLY CKE = 1) TIMING CHARACTERISTICS



TABLE 22-29: SPIX MASTER MODE (HALF-DUPLEX, TRANSMIT ONLY) TIMING REQUIREMENTS

| AC CHARACTERISTICS | | | $\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$ | | | | |
|--------------------|-----------------------|--|---|--------------------|-----|-------|---|
| Param No. | Symbol | Characteristic ⁽¹⁾ | Min | Тур ⁽²⁾ | Max | Units | Conditions |
| SP10 | TscP | Maximum SCK Frequency | — | — | 15 | MHz | See Note 3 |
| SP20 | TscF | SCKx Output Fall Time | — | — | — | ns | See parameter DO32 and Note 4 |
| SP21 | TscR | SCKx Output Rise Time | — | — | — | ns | See parameter DO31 and Note 4 |
| SP30 | TdoF | SDOx Data Output Fall Time | - | — | — | ns | See parameter DO32 and Note 4 |
| SP31 | TdoR | SDOx Data Output Rise Time | — | — | — | ns | See parameter DO31 and Note 4 |
| SP35 | TscH2doV, TscL2doV | SDOx Data Output Valid after SCKx Edge | _ | 6 | 20 | ns | _ |
| SP36 | TdiV2scH, TdiV2scL | SDOx Data Output Setup to First SCKx Edge | 30 | — | _ | ns | |

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

3: The minimum clock period for SCKx is 66.7 ns. Therefore, the clock generated in Master mode must not violate this specification.

4: Assumes 50 pF load on all SPIx pins.

25.2 Package Details

28-Lead Skinny Plastic Dual In-Line (SP) – 300 mil Body [SPDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



| | Units | | INCHES | |
|----------------------------|----------|-------|----------|-------|
| Dimension | n Limits | MIN | NOM | MAX |
| Number of Pins | N | | 28 | |
| Pitch | е | | .100 BSC | |
| Top to Seating Plane | А | — | - | .200 |
| Molded Package Thickness | A2 | .120 | .135 | .150 |
| Base to Seating Plane | A1 | .015 | - | — |
| Shoulder to Shoulder Width | E | .290 | .310 | .335 |
| Molded Package Width | E1 | .240 | .285 | .295 |
| Overall Length | D | 1.345 | 1.365 | 1.400 |
| Tip to Seating Plane | L | .110 | .130 | .150 |
| Lead Thickness | С | .008 | .010 | .015 |
| Upper Lead Width | b1 | .040 | .050 | .070 |
| Lower Lead Width | b | .014 | .018 | .022 |
| Overall Row Spacing § | eB | _ | _ | .430 |

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic.

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.

4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-070B

28-Lead Plastic Small Outline (SO) – Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging









| | Units | | | MILLMETERS | | | |
|--------------------------|-------------|----------|-----------|------------|--|--|--|
| Dimen | sion Limits | MIN | NOM | MAX | | | |
| Number of Pins | Ν | | 28 | | | | |
| Pitch | е | | 1.27 BSC | | | | |
| Overall Height | А | — | - | 2.65 | | | |
| Molded Package Thickness | A2 | 2.05 | - | - | | | |
| Standoff § | A1 | 0.10 | - | 0.30 | | | |
| Overall Width | E | | 10.30 BSC | | | | |
| Molded Package Width | E1 | 7.50 BSC | | | | | |
| Overall Length | D | | 17.90 BSC | | | | |
| Chamfer (optional) | h | 0.25 | - | 0.75 | | | |
| Foot Length | L | 0.40 | - | 1.27 | | | |
| Footprint | L1 | | 1.40 REF | | | | |
| Foot Angle Top | φ | 0° | - | 8° | | | |
| Lead Thickness | С | 0.18 | - | 0.33 | | | |
| Lead Width | b | 0.31 | _ | 0.51 | | | |
| Mold Draft Angle Top | α | 5° | _ | 15° | | | |
| Mold Draft Angle Bottom | β | 5° | - | 15° | | | |

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic.

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.

- 4. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-052B

| Section Name | Update Description |
|---------------------------------|--|
| Section 18.0 "Special Features" | Added FICD register information for address 0xF8000E in the Device Configuration Register Map (see Table 18-1). |
| | Added FICD register content (BKBUG, COE, JTAGEN, and ICS<1:0> to the PIC24HJ32GP202/204 and PIC24HJ16GP304 Configuration Bits Description (see Table 18-2). |
| | Added a note regarding the placement of low-ESR capacitors, after the second paragraph of Section 18.2 " On-Chip Voltage Regulator " and to Figure 18-1. |
| | Removed the words "if enabled" from the second sentence in the fifth paragraph of Section 18.3 "BOR: Brown-Out Reset" . |
| Section 21.0 "Electrical | Removed Typ value for parameter DC12 (see Table 21-4). |
| Characteristics" | Updated MIPS conditions for parameters DC24c, DC44c, DC72a, DC72f and DC72g (see Table 21-5, Table 21-6 and Table 21-8). |
| | Added Note 4 (reference to new table containing digital-only and analog pin information to I/O Pin Input Specifications (see Table 21-9). |
| | Updated Min, Typ, and Max values and updated Min values for Program Memory parameters D136, D137 and D138 (see Table 21-12). |
| | Updated Max value for Internal RC Accuracy parameter F21 for -40°C \leq TA \leq +125°C condition and added Note 2 (see Table 21-19). |
| | Removed all values for Reset, Watchdog Timer, Oscillator Start-up Timer, and Power-up Timer parameter SY20 and updated conditions, which now refers to Section 18.4 " Watchdog Timer (WDT) " and LPRC parameter F21 (see Table 21-21). |
| | Updated Min and Typ values for parameters AD60, AD61, AD62 and AD63 and removed Note 3 (see Table 21-37). |
| | Updated Min and Typ values for parameters AD60, AD61, AD62 and AD63 and removed Note 3 (see Table 21-38). |

TABLE 25-1: MAJOR SECTION UPDATES (CONTINUED)