

Welcome to **E-XFL.COM**

<u>Embedded - Microcontrollers - Application</u>
<u>Specific</u>: Tailored Solutions for Precision and Performance

Embedded - Microcontrollers - Application Specific represents a category of microcontrollers designed with unique features and capabilities tailored to specific application needs. Unlike general-purpose microcontrollers, application-specific microcontrollers are optimized for particular tasks, offering enhanced performance, efficiency, and functionality to meet the demands of specialized applications.

What Are <u>Embedded - Microcontrollers - Application Specific</u>?

Application charific microcontrollars are angineered to

Details	
Product Status	Active
Applications	USB Host/Peripheral Controller
Core Processor	ARM9®
Program Memory Type	External Program Memory
Controller Series	CYUSB
RAM Size	512K x 8
Interface	GPIF, I ² C, I ² S, SPI, UART, USB
Number of I/O	12
Voltage - Supply	1.15V ~ 1.25V
Operating Temperature	-40°C ~ 85°C
Mounting Type	Surface Mount
Package / Case	121-LFBGA
Supplier Device Package	121-BGA (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/cyusb3064-bzxi

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Contents

Functional Overview	5
Application Examples	5
USB Interface	
ReNumeration	6
VBUS Overvoltage Protection	
MIPI CSI-2 RX Interface	7
Additional Outputs	
CPU	7
JTAG Interface	7
Other Interfaces	7
UART Interface	7
I2C Interface	7
I2S Interface	8
SPI Interface	8
Boot Options	8
Reset	8
Hard Reset	8
Soft Reset	8
Clocking	9
32-kHz Watchdog Timer Clock Input	9
Power	
Power Modes	10
Configuration Options	13
Digital I/Os	13
GPIOs	13
EMI	13
System-level ESD	13

Pin Configuration	14
Pin Description	15
Absolute Maximum Ratings	
Operating Conditions	
DC Specifications	
MIPI D-PHY Electrical Characteristics	
AC Timing Parameters	19
MIPI Data to Clock Timing Reference	
Reference Clock Specifications	
MIPI CSI Signal Low Power AC Characteristics	
AC Specifications	20
Serial Peripherals Timing	21
Reset Sequence	26
Ordering Information	27
Ordering Code Definitions	27
Package Diagram	28
Acronyms	29
Document Conventions	29
Units of Measure	29
Document History Page	30
Sales, Solutions, and Legal Information	32
Worldwide Sales and Design Support	32
Products	
PSoC®Solutions	
Cypress Developer Community	32
Technical Support	



Functional Overview

Cypress's EZ-USB CX3 is the next-generation bridge controller that can connect devices with the Mobile Industry Processor Interface – Camera Serial Interface 2 (MIPI CSI-2) interface to any USB 3.0 Host.

CX3 has a 4-lane CSI-2 receiver with up to 1 Gbps on each lane. It supports video data formats such as RAW8/10/12/14, YUV422 (CCIR/ITU 8/10-bit), RGB888/666/565, and user-defined 8-bit.

CX3 has integrated the USB 3.0 and USB 2.0 physical layers (PHYs) along with a 32-bit ARM926EJ-S microprocessor for powerful data processing and for building custom applications.

CX3 contains 512 KB of on-chip SRAM (see Ordering Information on page 27) for code and data. EZ-USB CX3 also provides interfaces to connect to serial peripherals such as UART, SPI, I²C, and I²S.

CX3 comes with application development tools. The software development kit comes with application examples for accelerating time-to-market.

CX3 complies with the USB 3.0 v1.0 specification and is also backward compatible with USB 2.0. It also complies with the MIPI CSI-2 v1.01, revision 0.04 specification dated 2nd April 2009.

Application Examples

In a typical application (see Figure 1), CX3 acts as the main processor and connects to an image sensor, an audio device, or camera control devices amongst others.




Figure 1. EZ-USB CX3 Example Application




USB Interface

CX3 complies with the following specifications and supports the following features:

- Supports USB peripheral functionality compliant with USB 3.0 Specification, Revision 1.0, and is also backward compatible with the USB 2.0 Specification.
- As a peripheral, CX3 is capable of SuperSpeed, High-Speed, and Full-Speed.
- Supports up to 16 IN and 16 OUT endpoints
- Supports the USB 3.0 Streams feature
- As a USB peripheral, CX3 supports USB-attached storage (UAS), USB Video Class (UVC), and Media Transfer Protocol (MTP) USB peripheral classes. As a USB peripheral, all other device classes are supported only in pass-through mode when handled entirely by a host processor external to the device.

Figure 2. USB Interface Signals



ReNumeration

Because of CX3's soft configuration, one chip can take on the identities of multiple distinct USB devices.


When first plugged into USB, CX3 enumerates automatically with the Cypress Vendor ID (0x04B4) and downloads the firmware and USB descriptors over the USB interface. The downloaded firmware executes an electrical disconnect and connect. CX3 enumerates again, this time as a device defined by the downloaded information. This patented two-step process, called ReNumeration, happens instantly when the device is plugged in.

VBUS Overvoltage Protection

The maximum input voltage on CX3's VUSB pin is 6 V. A charger can supply up to 9 V on VUSB. In this case, an external overvoltage protection (OVP) device is required to protect CX3 from damage on VUSB. Figure 3 shows the system application diagram with an OVP device connected on VUSB. Refer to DC Specifications on page 17 for the operating range of VUSB.

Note: The VBUS pin of the USB connector should be connected to the VUSB pin of CX3.

Figure 3. System Diagram with OVP Device For VUSB





MIPI CSI-2 RX Interface

The Mobile Industry Processor Interface (MIPI) association defined the Camera Serial Interface 2 (CSI-2) standard to enable image data to be sent on high-bandwidth serial lines.

CX3 implements a MIPI CSI-2 Receiver with the following features:

- It can receive clock and data in 1, 2, 3, or 4 lanes. (CYUSB3065 part supports up to four lanes; CYUSB3064 part supports up to two lanes)
- 2. Up to 1 Gbps of data on each CSI lane is supported (total maximum bandwidth should not exceed 2.4 Gbps).
- Video formats such as RAW8/10/12/14, YUV422 (CCIR/ITU 8/10-bit), RGB888/666/565, and User-Defined 8-bit are supported
- A CCI interface (compatible with 100-kHz or 400-kHz I²C interface with 7-bit addressing) is provided to configure the sensor.
- GPIOs are available for synchronization of external flash or lighting system with image sensors to illuminate the scene that improves the image quality by improving Signal to noise ratio.
- GPIOs can also be used to synchronize the image sensor with external events, so that image can be captured based on external event.
- Serial interfaces (such as I²C, I²S, SPI, UART) are available to implement camera functions such as Auto focus and Pan, Tilt, Zoom (PTZ)

Additional Outputs

In addition to the standard MIPI CSI-2 signals, the following three additional outputs are provided:

- 1. XRST: this can be used to reset the image sensor
- XSHUTDOWN: this pin can be used to put the sensor to a standby/shutdown mode
- MCLK: this pin can provide the clock output. It can be used only for testing the image sensor. For production, use an external clock generator as clock input for image sensors.

CPU

CX3 has an on-chip 32-bit, 200-MHz ARM926EJ-S core CPU. The core has direct access to 16 kB of Instruction Tightly Coupled Memory (TCM) and 8 kB of data TCM. The ARM926EJ-S core provides a JTAG interface for firmware debugging.

CX3 offers the following advantages:

- Integrates 512 KB of embedded SRAM for code and data and 8 kB of instruction cache and data cache.
- Implements efficient and flexible DMA connectivity between the various peripherals (such as, USB, CSI-2 Rx, I²S, SPI, and UART), requiring firmware only to configure data accesses between peripherals, which are then managed by the DMA fabric.
- Allows easy application development on industry-standard development tools for ARM926EJ-S.

Examples of the CX3 firmware are available with the Cypress EZ-USB CX3 Development Kit. Software APIs that can be ported to an external processor are available with the Cypress EZ-USB CX3 Software Development Kit.

JTAG Interface

CX3's JTAG interface has a standard five-pin interface to connect to a JTAG debugger in order to debug firmware through the CPU-core's on-chip-debug circuitry.

Industry-standard debugging tools for the ARM926EJ-S core can be used for the CX3 application development.

Other Interfaces

CX3 supports the following serial peripherals:

- **■** UART
- I²C
- I²S
- SPI

The CYUSB306X Pin List on page 15 shows the details of how these interfaces are mapped.

UART Interface

The UART interface of CX3 supports full-duplex communication. It includes the signals noted in Table 1.

Table 1. UART Interface Signals

Signal	Description
TX	Output signal
RX	Input signal
CTS	Flow control
RTS	Flow control

The UART is capable of generating a range of baud rates, from 300 bps to 4608 Kbps, selectable by the firmware. If flow control is enabled, then CX3's UART only transmits data when the CTS input is asserted. In addition to this, CX3's UART asserts the RTS output signal, when it is ready to receive data.

I²C Interface

CX3's I^2C interface is compatible with the I^2C Bus Specification Revision 3. This I^2C interface is capable of operating only as I^2C master; therefore, it may be used to communicate with other I^2C slave devices. For example, CX3 may boot from an EEPROM connected to the I^2C interface, as a selectable boot option.

CX3's I²C Master Controller also supports multi-master mode functionality.

The power supply for the $\rm I^2C$ interface is $\rm V_{DDIO1}$, which is a separate power domain from the other serial peripherals. This gives the $\rm I^2C$ interface the flexibility to operate at a different voltage than the other serial interfaces.



The $\rm I^2C$ controller supports bus frequencies of 400 kHz, and 1 MHz. When $\rm V_{DDIO1}$ is 1.8 V, 2.5 V, or 3.3 V, the operating frequencies supported are 400 kHz and 1 MHz. The $\rm I^2C$ controller supports the clock-stretching feature to enable slower devices to exercise flow control.

The I^2C interface's SCL and SDA signals require external pull-up resistors. The pull-up resistors must be connected to V_{DDIO1} .

Note: I²C addresses with the pattern 0x0000111x are used internally and no slave devices with those addresses should be connected to the bus.

I²S Interface

CX3 has an I²S port to support external audio codec devices. CX3 functions as I²S Master as transmitter only. The I²S interface consists of four signals: clock line (I2S_CLK), serial data line (I2S_SD), word select line (I2S_WS), and master system clock (I2S_MCLK). CX3 can generate the system clock as an output on I2S_MCLK or accept an external system clock input on I2S_MCLK.

The sampling frequencies supported by the I²S interface are 32 kHz, 44.1 kHz, and 48 kHz.

SPI Interface

CX3 supports an SPI Master interface on the Serial Peripherals port. The maximum operation frequency is 33 MHz.

The SPI controller supports four modes of SPI communication (see SPI Timing Specification on page 24 for details on the modes) with the Start-Stop clock. This controller is a single-master controller with a single automated SSN control. It supports transaction sizes ranging from 4 bits to 32 bits.

Boot Options

CX3 can load boot images from various sources, selected by the configuration of the PMODE pins. Following are the CX3 boot options:

- Boot from USB
- Boot from I²C
- Boot from SPI (SPI devices supported are M25P16 (16 Mbit), M25P80 (8 Mbit), and M25P40 (4 Mbit)) or their equivalents

Table 2. CX3 Booting Options

PMODE[2:0] ^[1]	Boot From
F11	USB boot
F1F	I ² C, On failure, USB boot is enabled
1FF	I ² C only
0F1	SPI, On failure, USB boot is enabled

Reset

Hard Reset

A hard reset is initiated by asserting the RESET# pin on CX3. The specific reset sequence and timing requirements are detailed in Figure 11 on page 26 and Table 14 on page 26. All I/Os are tristated during a hard reset.

An additional reset pin called MIPI_RESET is provided that resets the MIPI CSI-2 core. It should be pulled down with a resistor for normal operation.

Soft Reset

There are two types of Soft Reset:

- CPU Reset The CPU Program Counter is reset. Firmware does not need to be reloaded following a CPU Reset.
- Whole Device Reset This reset is identical to Hard Reset. The firmware must be reloaded following a Whole Device Reset.

F indicates Floating.



Power

CX3 has the following power supply domains:

- IO_VDDQ: This is a group of independent supply domains for digital I/Os.
 - $\hfill\Box \mbox{ V_{DDIO1}: GPIO, I^2C, JTAG, XRST, XSHUTDOWN and REFCLK$
 - □ V_{DDIO2}: UART and I²S (except MCLK)
 - □ V_{DDIO3}: I²S_MCLK and SPI
 - □ C_{VDDQ}: CLKIN
 - □ V_{DD MIPI}: MIPI CSI-2 clock and data lanes
- V_{DD}: This is the supply voltage for the logic core. The nominal supply-voltage level is 1.2 V. This supplies the core logic circuits. The same supply must also be used for the following:
 - □ A_{VDD}: This is the 1.2-V supply for the PLL, crystal oscillator, and other core analog circuits.
 - □ U3TXVDDQ/U3RXVDDQ: These are the 1.2-V supply voltages for the USB 3.0 interface.
- VUSB: This is the 3.2-V to 6-V battery power supply for the USB I/O and analog circuits. This supply powers the USB transceiver through CX3's internal voltage regulator. VUSB is internally regulated to 3.3 V.

Note: The different power supplies have to be powered on or off in a specific sequence as illustrated in Figure 4.

Power Modes

CX3 supports the following power modes:

- Normal mode: This is the full-functional operating mode. The internal CPU clock and the internal PLLs are enabled in this mode.
 - □ Normal operating power consumption does not exceed the sum of $\rm I_{CC}$ Core max and $\rm I_{CC}$ USB max (see DC Specifications on page 17 for current consumption specifications).
 - $\hfill\Box$ The I/O power supplies V_{DDIO2} and V_{DDIO3} can be turned off when the corresponding interface is not in use. V_{DDIO1} should never be turned off for normal operation.
- Low-power modes (see Table 5 on page 11):
 - □ Suspend mode with USB 3.0 PHY enabled
 - □ Standby mode
 - □ Core power-down mode






Table 5. Entry and Exit Methods for Low-Power Modes

Low-Power Mode	Characteristics	Methods of Entry	Methods of Exit
	■ Power consumption in this mode does not exceed I _{SB1}		
	■ USB 3.0 PHY is enabled and is in U3 mode (one of the suspend modes defined by the USB 3.0 specification). This one block alone is operational with its internal clock, while all other clocks are shut down		■ D+ transitioning to low or high
	■ All I/Os maintain their previous state		■ D- transitioning to low
Suspend Mode with USB 3.0 PHY	■ Power supply for the wakeup source and core power must be retained. All other power domains can be turned on or off individually	■ Firmware executing on ARM926EJ-S core can put CX3 into the suspend mode. For example, on	or high ■ Resume condition on SSRX±
Enabled	■ The states of the configuration registers,	USB suspend condition, the firmware may decide to put CX3 into suspend	■ Detection of VBUS
	buffer memory, and all internal RAM are maintained	mode	■ Level detect on UART_CTS (programmable
	■ All transactions must be completed before CX3 enters suspend mode (state of		polarity)
	outstanding transactions are not preserved)		■ Assertion of RESET#
	■ The firmware resumes operation from where it was suspended (except when woken up by RESET# assertion) because the program counter does not reset		
	■ The power consumption in this mode does not exceed ISB3		
	■ All configuration register settings and program/data RAM contents are preserved. However, data in the buffers or other parts of the data path, if any, is not guaranteed. Therefore, the external processor should take care that the data needed is read before putting CX3 into the standby mode		■ Detection of VBUS
	■ The program counter is reset after waking	■ The firmware executing on	■ Level detect on
Standby Mode	up from the standby mode GPIO pins maintain their configuration	ARM926EJ-S core or external processor configures the appropriate	UART_CTS (programmable
	■ Internal PLL is turned off	register	polarity)
	■ USB transceiver is turned off		■ Assertion of RESET#
	■ ARM926EJ-S core is powered down. Upon wakeup, the core re-starts and runs the program stored in the program/data RAM		
	■ Power supply for the wakeup source and core power must be retained. All other power domains can be turned on or off individually		



Table 5. Entry and Exit Methods for Low-Power Modes (continued)

Low-Power Mode	Characteristics	Methods of Entry	Methods of Exit	
Core Power-down Mode	■ The power consumption in this mode does not exceed ISB ₄			
	■ Core power is turned off			
	■ All buffer memory, configuration registers, and the program RAM do not maintain state. After exiting this mode, reload the firmware	■ Turn off V _{DD}	■ Reapply V_{DD}■ Assertion of RESET#	
	■ In this mode, all other power domains can be turned on or off individually			




Pin Configuration

Figure 5. CX3 Ball Map (Top View)

A 1	A2	А3	A4	A5	A6	A7	A8	A9	A10	A11
U3VSSQ	U3RXVDDQ	SSRXM	SSRXP	SSTXP	SSTXM	AVDD	VSS	DP	DM	GPIO[24]
B1	B2	В3	B4	B5	В6	В7	B8	В9	B10	B11
VDDIO3	VSS	GPIO[23]	GPIO[21]	U3TXVDDQ	CVDDQ	AVSS	VSS	VSS	VDD	TRST#
C1	C2	C3	C4	C5	C6	C7	C8	C9	C10	C11
SPI_SSN / GPIO[54]	SPI_MISO / GPIO[55]	VDD	GPIO[26]	RESET#	GPIO[18]	GPIO[19]	GPI0[22]	GPIO[45]	TDO	I2S_MCLK / GPIO[57]
D1	D2	D3	D4	D5	D6	D7	D8	D9	D10	D11
I2S_CLK / GPIO[50]	I2S_SD / GPIO[51]	I2S_WS / GPIO[52]	SPI_SCK / GPIO[53]	SPI_MOSI / GPIO[56]	CLKIN_32	CLKIN	VSS	I2C_SCL	I2C_SDA	GPIO[17]
E1	E2	E3	E4	E5	E6	E7	E8	E9	E10	E11
UART_CTS / GPIO[47]	VSS	VDDIO2	UART_RX / GPIO[49]	UART_TX / GPIO[48]	GPIO[20]	TDI	TMS	VDD	VUSB	VSS
F1	F2	F3	F4	F5	F6	F7	F8	F9	F10	F11
DNU	REFCLK	GPIO[44]	XRST	UART_RTS / GPIO[46]	TCK	DNU	DNU	DNU	DNU	VDD
G1	G2	G3	G4	G5	G6	G7	G8	G9	G10	G11
VSS	XSHUTDOW N	MCLK	PMODE[0] / GPIO[30]	GPIO[25]	HSYNC_test	DNU	DNU	DNU	DNU	VSS
H1	H2	Н3	H4	H5	Н6	H7	Н8	Н9	H10	H11
VDD	DNU	DNU	PMODE[1] / GPIO[31]	VSYNC_test	MIPI RESET	DNU	PCLK_test	DNU	DNU	VDDIO1
J1	J2	J3	J4	J5	J6	J7	J8	J9	J10	J11
DNU	DNU	DNU	DNU	MIPI_D0P	MIPI_D1P ¹	MIPI_CP	MIPI_D2P ^{1, 2}	MIPI_D2N ^{1, 2}	DNU	VDD
K1	K2	К3	K4	K5	K6	K7	K8	K9	K10	K11
DNU	DNU	VSS	VSS	MIPI_D0N	MIPI_D1N ¹	MIPI_CN	MIPI_D3N ^{1, 2}	DNU	DNU	DNU
L1	L2	L3	L4	L5	L6	L7	L8	L9	L10	L11
VSS	VSS	VSS	PMODE[2] / GPIO[32]	VDD_MIPI	VSS	VDD	MIPI_D3P ^{1, 2}	VDDIO1	DNU	VSS

Legend



Unused MIPI input data lanes to be connected to GND.
 The signals MIPI_D2N, MIPI_D3N, and MIPI_D3P are not available in the CYUSB3064 part. These pins should be left "open" in the customer board.



Table 6. CYUSB306X Pin List (continued)

	CX3						
Pin#	Pin# Pin name I/O						
K7	MIPI_CN	ı					
J5	MIPI_D0P	I					
K5	MIPI_D0N	ı					
J6	MIPI_D1P ¹	ı					
K6	MIPI_D1N ¹	I					
J9	MIPI_D2N ^{1, 2}	I					
J8	MIPI_D2P ^{1, 2}	I					
L8	MIPI_D3P ^{1, 2}	I					
K8	MIPI_D3N ^{1, 2}	I					
	CVDDQ Power Domain						
D7	CLKIN	I					
D6	CLKIN_32	I					
	VDDIO1 Power Domain						
D9	I2C_SCL	I/O					
D10	I2C_SDA	I/O					
E7	TDI	I					
C10	TDO	0					
B11	TRST#	I					
E8	TMS	I					
F6	TCK	I					
	Power Domains						
E10	VUSB	PWR					
A1	U3VSSQ	PWR					
H11	VDDIO1	PWR					
L9	VDDIO1	PWR					
E3	VDDIO2	PWR					
B1	VDDIO3	PWR					
В6	CVDDQ	PWR					
B5	U3TXVDDQ	PWR					
A2	U3RXVDDQ	PWR					
A7	AVDD	PWR					
B7	AVSS	PWR					
L5	VDD_MIPI	PWR					
B10	VDD	PWR					
J11	VDD	PWR					
C3	VDD	PWR					
E9	VDD	PWR					
F11	VDD	PWR					
H1	VDD	PWR					

Table 6. CYUSB306X Pin List (continued)

	CX3						
Pin#	Pin name	I/O					
L7	VDD	PWR					
D8	VSS	PWR					
E2	VSS	PWR					
E11	VSS	PWR					
G1	VSS	PWR					
A8	VSS	PWR					
G11	VSS	PWR					
L1	VSS	PWR					
B8	VSS	PWR					
L6	VSS	PWR					
B2	VSS	PWR					
L11	VSS	PWR					
B9	VSS	PWR					
K4	VSS	PWR					
L3	VSS	PWR					
K3	VSS	PWR					
L2	VSS	PWR					

- Unused MIPI input data lanes to be connected to GND.
 The signals MIPI_D2N, MIPI_D2P, MIPI_D3N, and MIPI_D3P are not available in the CYUSB3064 part. These pins should be left "open" in the customer board.

Document Number: 001-87516 Rev. *K



DC Specifications (continued)

Parameter	Description	Min	Max	Units	Notes
I _{IX}	Input leakage current for all pins except SSTXP/SSXM/SSRXP/SSRXM	-1	1	μА	All I/O signals held at V _{DDQ} (For I/Os with a pull-up or pull-down resistor connected, the leakage current increases by V _{DDQ} /R _{PU} or V _{DDQ} /R _{PD})
I _{OZ}	Output High-Z leakage current for all pins except SSTXP/ SSXM/ SSRXP/SSRXM and MIPI CSI-2 signals	-1	1	μA	All I/O signals held at V _{DDQ}
I _{CC} Core	Core and analog voltage operating current	-	192	mA	Total current through A _{VDD} , V _{DD}
I _{CC} USB	USB voltage supply operating current	-	60	mA	-
	Total suspend current during	Core: 558.35 µA	_	μA	Core Current is measured through
I _{SB1}	suspend mode with USB 3.0 PHY	I/O: 4.58 μA	_	μA	V _{DD} , A _{VDD} and V _{DD_MIPI} .
	enabled	USB: 4672 μA	_	μA	I/O Current is measured through
	Total day III	Core: 148.31 µA	-	μA	V _{DDIO1} to V _{DDIO3} .
I _{SB3}	Total standby current during core power-down mode	I/O: 3.16 μA	_	μA	USB Current is measured through
	perior donn mode	USB: 15.8 μA	-	μA	$V_{\rm USB}$, U3TX $_{\rm VDDQ}$ and U3RX $_{\rm VDDQ}$.
V _{RAMP}	Voltage ramp rate on core and I/O supplies	0.2	12	V/ms	Voltage ramp must be monotonic
V _N	Noise level permitted on V _{DD} and I/O supplies	-	100	mV	Max p-p noise level permitted on all supplies except A _{VDD}
V _{N_AVDD}	Noise level permitted on A _{VDD} supply	_	20	mV	Max p-p noise level permitted on A _{VDD}

MIPI D-PHY Electrical Characteristics

Parameter	Description		Spec			
Parameter	Description		Nom	Max	Unit	
MIPI D-PHY F	RX DC Characteristics	<u>, </u>	•	•	•	
V _{PIN}	Pin signal voltage range	-50	_	1350	mV	
V _{IH}	Logic 1 input voltage	880	_	-	mV	
V _{IL}	Logic 0 input voltage	_	_	550	mV	
V _{CMRX (DC)}	Common-mode voltage HS receiver mode	70	_	330	mV	
V_{IDTH}	Differential input high threshold		_	70	mV	
V_{IDTL}	Differential input low threshold	– 70	_	-	mV	
V _{IHHS}	Single-ended input high voltage		_	460	mV	
V _{ILHS}	Single-ended input low voltage	-40	_	_	mV	



AC Timing Parameters

MIPI Data to Clock Timing Reference

Figure 6. MIPI CSI Signal Data to Clock Timing Reference




Table 7. MIPI Data to Clock Timing Reference

Parameter	Description		Max	Units
T _{SKEW}	Data to clock skew measured at the transmitter	-0.15	0.15	UI _{INST}
T _{SETUP}	Data to clock setup time at receiver	0.15	_	UI _{INST}
T _{HOLD}	Clock to data hold time at receiver	0.15	_	UI _{INST}
UI _{INST}	One data bit time (instantaneous)	1	12.5	ns
T _{CLKp}	Period of dual data rate clock	2	25	ns

Reference Clock Specifications

Table 8. Reference Clock Specifications

Parameter	Description	Min	Max	Units	Notes
RefClk	Reference clock frequency	6	40	MHz	_
RefclkDutyCyl	Duty cycle	40%	60%	_	-
RefClkPJ	Reference clock input period jitter	-100	100	ps	-



MIPI CSI Signal Low Power AC Characteristics

Figure 7. MIPI CSI bus Input Glitch Rejection




Table 9. MIPI CSI Signal Low Power AC Characteristics

Parameter	Description	Min	Max	Units	Notes
e _{SPIKE}	Input noise rejection	-	300	1 -	Time-voltage integration of a spike above V_{IL} when being in LP-0 or below V_{IH} when being in LP-1 state. An impulse less than this will not change the receiver state.
T _{MIN-RX}	Minimum pulse width response	20	-	ns	An input pulse greater than this shall toggle the output.
V _{INT}	peak interference amplitude	_	200	mV	-
F _{INT}	Interference frequency	450	_	MHz	-
T _{LPX}	Length of any low power state period	50	-	ns	-

AC Specifications

Table 10. AC Specifications

Parameter	Description	Min	Max	Units	Details / Conditions
ΙΛ\/	Common-mode interference beyond 450 MHz	1	100	mV	$\Delta V_{CMRX(HF)}$ is the peak amp. Of a sine wave superimposed on the receiver inputs.
// // a	Common-mode interference beyond 50 - 450 MHz	-50	50	mV	Excluding static ground shift of 50 mV. Voltage difference compared to the DC average common-mode potential



Serial Peripherals Timing

I²C Timing

Figure 8. I²C Timing Definition




Table 11. I²C Timing Parameters^[2]

Parameter	Description		Max	Units		
I ² C Standard Mode Parameters						
f _{SCL}	SCL clock frequency	0	100	kHz		
t _{HD:STA}	Hold time START condition	4	_	μs		
t_{LOW}	LOW period of the SCL	4.7	_	μs		
t _{HIGH}	HIGH period of the SCL	4	_	μs		
t _{SU:STA}	Setup time for a repeated START condition	4.7	_	μs		
t _{HD:DAT}	Data hold time	0	_	μs		
t _{SU:DAT}	Data setup time	250	_	ns		
t _r	Rise time of both SDA and SCL signals	-	1000	ns		
t _f	Fall time of both SDA and SCL signals	_	300	ns		
t _{SU:STO}	Setup time for STOP condition	4	_	μs		
t _{BUF}	Bus free time between a STOP and START condition	4.7	_	μs		
t _{VD:DAT}	Data valid time	-	3.45	μs		
t _{VD:ACK}	Data valid ACK	-	3.45	μs		
t _{SP}	Pulse width of spikes that must be suppressed by input filter	n/a	n/a			

Note

Document Number: 001-87516 Rev. *K

^{2.} All parameters guaranteed by design and validated through characterization.




Table 11. I²C Timing Parameters^[2] (continued)


f _{SCL} SCL clock frequency t _{HD:STA} Hold time START condition t _{LOW} LOW period of the SCL t _{HIGH} HIGH period of the SCL t _{SU:STA} Setup time for a repeated START condition t _{HD:DAT} Data hold time t _{SU:DAT} Data setup time t _r Rise time of both SDA and SCL signals t _f Fall time of both SDA and SCL signals t _{SU:STO} Setup time for STOP condition t _{BUF} Bus free time between a STOP and START of t _{VD:DAT}	Mode Parameters 0 0.6 1.3 0.6 0.6 0.6	400 - - - -	kHz µs µs µs
thd:sta Hold time START condition tLOW LOW period of the SCL thligh HIGH period of the SCL tsu:sta Setup time for a repeated START condition thd:dat Data hold time tsu:dat Data setup time tr Rise time of both SDA and SCL signals tf Fall time of both SDA and SCL signals tsu:sto Setup time for STOP condition tbur Bus free time between a STOP and START of	0.6 1.3 0.6 0.6	_ _ _	µs µs
t _{LOW} LOW period of the SCL t _{HIGH} HIGH period of the SCL t _{SU:STA} Setup time for a repeated START condition t _{HD:DAT} Data hold time t _{SU:DAT} Data setup time t _r Rise time of both SDA and SCL signals t _f Fall time of both SDA and SCL signals t _{SU:STO} Setup time for STOP condition t _{BUF} Bus free time between a STOP and START of	1.3 0.6 0.6	- - -	μs
thigh HIGH period of the SCL tsu:sta Setup time for a repeated START condition thd:data bold time tsu:data bold time tr Rise time of both SDA and SCL signals tr Fall time of both SDA and SCL signals tsu:sto Setup time for STOP condition tbur Bur Bus free time between a STOP and START of	0.6 0.6	_ _ _	+ ' -
t _{SU:STA} Setup time for a repeated START condition t _{HD:DAT} Data hold time t _{SU:DAT} Data setup time t _r Rise time of both SDA and SCL signals t _f Fall time of both SDA and SCL signals t _{SU:STO} Setup time for STOP condition t _{BUF} Bus free time between a STOP and START of	0.6	-	μs
thd:Dat Data hold time tsu:Dat Data setup time tr Rise time of both SDA and SCL signals tr Fall time of both SDA and SCL signals tsu:STO Setup time for STOP condition tbur Bur Bus free time between a STOP and START of		_	
t _{SU:DAT} Data setup time t _r Rise time of both SDA and SCL signals t _f Fall time of both SDA and SCL signals t _{SU:STO} Setup time for STOP condition t _{BUF} Bus free time between a STOP and START of	0	1	μs
t _r Rise time of both SDA and SCL signals t _f Fall time of both SDA and SCL signals t _{SU:STO} Setup time for STOP condition t _{BUF} Bus free time between a STOP and START of		_	μs
t _f Fall time of both SDA and SCL signals t _{SU:STO} Setup time for STOP condition t _{BUF} Bus free time between a STOP and START of	100	_	ns
t _{SU:STO} Setup time for STOP condition t _{BUF} Bus free time between a STOP and START of	-	300	ns
t _{BUF} Bus free time between a STOP and START of	-	300	ns
D (0.6	_	μs
t _{VD:DAT} Data valid time	condition 1.3	_	μs
	-	0.9	μs
t _{VD:ACK} Data valid ACK	-	0.9	μs
t _{SP} Pulse width of spikes that must be suppresse	ed by input filter 0	50	ns
I ² C Fast Mo	de Plus Parameters		
f _{SCL} SCL clock frequency	0	1000	kHz
t _{HD:STA} Hold time START condition	0.26	_	μs
t _{LOW} LOW period of the SCL	0.5	_	μs
t _{HIGH} HIGH period of the SCL	0.26	-	μs
t _{SU:STA} Setup time for a repeated START condition	0.26	-	μs
t _{HD:DAT} Data hold time	0	-	μs
t _{SU:DAT} Data setup time	50	-	ns
t _r Rise time of both SDA and SCL signals	_	120	ns
t _f Fall time of both SDA and SCL signals	-	120	ns
t _{SU:STO} Setup time for STOP condition	0.26	_	μs
t _{BUF} Bus-free time between a STOP and START of	condition 0.5	-	μs
t _{VD:DAT} Data valid time	-	0.45	μs
t _{VD:ACK} Data valid ACK	-	0.55	μs
t _{SP} Pulse width of spikes that must be suppresse		1	μο



SPI Timing Specification



SPI Master Timing for CPHA = 0



SPI Master Timing for CPHA = 1



Table 13. SPI Timing Parameters^[4]

Parameter	Description	Min	Max	Units
f _{op}	Operating frequency	0	33	MHz
t _{sck}	Cycle time	30	-	ns
t _{wsck}	Clock HIGH/LOW time	13.5	_	ns
t _{lead}	SSN-SCK lead time	1/2 t _{sck} ^[5] – 5	1.5 t _{sck} ^[5] + 5	ns
t _{lag}	Enable lag time	0.5	1.5 t _{sck} ^[5] + 5	ns
t _{rf}	Rise/fall time	_	8	ns
t _{sdd}	Output SSN to valid data delay time	_	5	ns
t _{dv}	Output data valid time	_	5	ns
t _{di}	Output data invalid	0	_	ns
t _{ssnh}	Minimum SSN HIGH time	10	_	ns
t _{sdi}	Data setup time input	8	_	ns
t _{hoi}	Data hold time input	0	_	ns
t _{dis}	Disable data output on SSN HIGH	0	-	ns

Notes

^{4.} All parameters guaranteed by design and validated through characterization.5. Depends on LAG and LEAD setting in the SPI_CONFIG register.




Reset Sequence

CX3's hard reset sequence requirements are specified in this section.

Table 14. Reset and Standby Timing Parameters

Parameter	Definition	Conditions	Min (ms)	Max (ms)
t _{RPW}	Minimum RESET# pulse width	Clock Input	1	_
t _{RH}	Minimum HIGH on RESET#	-	5	_
t _{RR}	Reset recovery time (after which the boot loader begins firmware download)	Clock Input	1	_
t _{SBY}	Time to enter standby/suspend mode (from the time MAIN_CLOCK_EN/ MAIN_POWER_EN bit is set)	-	-	1
t _{WU}	Time to wakeup from standby	Clock Input	1	_
t _{WH}	Minimum time before standby/suspend source may be reasserted	-	5	-






Ordering Information

Table 15. Ordering Information

Ordering Code	MIPI CSI-2 Lanes	Package Type	Temperature Grade
CYUSB3065-BZXI	4	121-ball BGA	Industrial
CYUSB3065-BZXC	4	121-ball BGA	Commercial
CYUSB3064-BZXI	2	121-ball BGA	Industrial
CYUSB3064-BZXC	2	121-ball BGA	Commercial

Ordering Code Definitions





Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

ARM® Cortex® Microcontrollers cypress.com/arm Automotive cypress.com/automotive Clocks & Buffers cypress.com/clocks Interface cypress.com/interface Lighting & Power Control cypress.com/powerpsoc Memory cypress.com/memory **PSoC** cypress.com/psoc Touch Sensing cypress.com/touch **USB Controllers** cypress.com/usb Wireless/RF

cypress.com/wireless

PSoC®Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community

Forums | Projects | Video | Blogs | Training | Components

Technical Support

cypress.com/support

© Cypress Semiconductor Corporation, 2013-2016. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or are not designice, interded to the activities of the activities of

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners