



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details


Product Status	Discontinued at Digi-Key
Core Processor	RL78
Core Size	16-Bit
Speed	32MHz
Connectivity	CSI, I ² C, LINbus, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	82
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	12K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 5.5V
Data Converters	A/D 20x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LQFP (14x20)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f101pgafa-v0

CONTENTS

CHAPTER 1 OUTLINE.....	20
1.1 Features.....	20
1.2 Applications	22
1.3 Ordering Information.....	23
1.4 Pin Configuration (Top View)	25
1.4.1 78K0/LC3	25
1.4.2 78K0/LD3	27
1.4.3 78K0/LE3	29
1.4.4 78K0/LF3.....	32
1.5 Pin Identification.....	35
1.6 Block Diagram	36
1.6.1 78K0/LC3	36
1.6.2 78K0/LD3	37
1.6.3 78K0/LE3	38
1.6.4 78K0/LF3.....	39
1.7 Outline of Functions.....	40
 CHAPTER 2 PIN FUNCTIONS	 44
2.1 Pin Function List	44
2.1.1 78K0/LC3	44
2.1.2 78K0/LD3	48
2.1.3 78K0/LE3	53
2.1.4 78K0/LF3.....	58
2.2 Description of Pin Functions	64
2.2.1 P10 to P17 (port 1)	64
2.2.2 P20 to P27 (port 2)	66
2.2.3 P30 to P34 (port 3)	67
2.2.4 P40 to P47 (port 4)	68
2.2.5 P80 to P83 (port 8)	69
2.2.6 P90 to P93 (port 9)	69
2.2.7 P100 to P103 (port 10)	70
2.2.8 P110 to P113 (port 11)	70
2.2.9 P120 to P124 (port 12)	71
2.2.10 P130 to P133 (port 13)	72
2.2.11 P140 to P143 (port 14)	72
2.2.12 P150 to P153 (port 15)	73
2.2.13 AVREF, AVSS, VDD, VSS	74
2.2.14 COM0 to COM7.....	74
2.2.15 V _{LC0} to V _{LC3}	74
2.2.16 RESET	74
2.2.17 REGC.....	75
2.2.18 FLMD0	75

1.6 Block Diagram

1.6.1 78K0/LC3



Note μ PD78F041x only.

3.4.2 Register addressing

[Function]

The general-purpose register to be specified is accessed as an operand with the register bank select flags (RBS0 to RBS1) and the register specify codes of an operation code.

Register addressing is carried out when an instruction with the following operand format is executed. When an 8-bit register is specified, one of the eight registers is specified with 3 bits in the operation code.


[Operand format]

Identifier	Description
r	X, A, C, B, E, D, L, H
rp	AX, BC, DE, HL


'r' and 'rp' can be described by absolute names (R0 to R7 and RP0 to RP3) as well as function names (X, A, C, B, E, D, L, H, AX, BC, DE, and HL).

[Description example]

MOV A, C; when selecting C register as r



INCW DE; when selecting DE register pair as rp



4.2.2 Port 2

78K0/LC3	78K0/LD3	78K0/LE3	78K0/LF3
P20/SEG21/ANI0 ^{Note 1}	P20/SEG23/ANI0 ^{Note 2}	P20/SEG31 ^{Note 3} /ANI0 ^{Note 4} /DS0- ^{Note 5}	P20/SEG39 ^{Note 6} /ANI0 ^{Note 7} /DS0- ^{Note 8}
P21/SEG20/ANI1 ^{Note 1}	P21/SEG22/ANI1 ^{Note 2}	P21/SEG30 ^{Note 3} /ANI1 ^{Note 4} /DS0+ ^{Note 5}	P21/SEG38 ^{Note 6} /ANI1 ^{Note 7} /DS0+ ^{Note 8}
P22/SEG19/ANI2 ^{Note 1}	P22/SEG21/ANI2 ^{Note 2}	P22/SEG29 ^{Note 3} /ANI2 ^{Note 4} /DS1- ^{Note 5}	P22/SEG37 ^{Note 6} /ANI2 ^{Note 7} /DS1- ^{Note 8}
P23/SEG18/ANI3 ^{Note 1}	P23/SEG20/ANI3 ^{Note 2}	P23/SEG28 ^{Note 3} /ANI3 ^{Note 4} /DS1+ ^{Note 5}	P23/SEG36 ^{Note 6} /ANI3 ^{Note 7} /DS1+ ^{Note 8}
P24/SEG17/ANI4 ^{Note 1}	P24/SEG19/ANI4 ^{Note 2}	P24/SEG27 ^{Note 3} /ANI4 ^{Note 4} /DS2- ^{Note 5}	P24/SEG35 ^{Note 6} /ANI4 ^{Note 7} /DS2- ^{Note 8}
P25/SEG16/ANI5 ^{Note 1}	P25/SEG18/ANI5 ^{Note 2}	P25/SEG26 ^{Note 3} /ANI5 ^{Note 4} /DS2+ ^{Note 5}	P25/SEG34 ^{Note 6} /ANI5 ^{Note 7} /DS2+ ^{Note 8}
—	—	P26/SEG25 ^{Note 3} /ANI6 ^{Note 4} /REF- ^{Note 5}	P26/SEG33 ^{Note 6} /ANI6 ^{Note 7} /REF- ^{Note 8}
—	—	P27/SEG24 ^{Note 3} /ANI7 ^{Note 4} /REF+ ^{Note 5}	P27/SEG32 ^{Note 6} /ANI7 ^{Note 7} /REF+ ^{Note 8}

- Notes**
1. μ PD78F041x only.
 2. μ PD78F043x only.
 3. μ PD78F044x and 78F045x only.
 4. μ PD78F045x and 78F046x only.
 5. μ PD78F046x only.
 6. μ PD78F047x and 78F048x only.
 7. μ PD78F048x and 78F049x only.
 8. μ PD78F049x only.

Port 2 is an I/O port with an output latch. Port 2 can be set to the input mode or output mode in 1-bit units using port mode register 2 (PM2).

This port can also be used for segment signal output of the LCD controller/driver, 10-bit successive approximation type A/D converter analog input, 16-bit $\Delta\Sigma$ -type A/D converter analog input, and reference voltage input.

Either I/O port function or segment signal output function can be selected using port function register 2 (PF2).

To use P20 to P27 as digital input pins, set them to port function (other than segment output) by using the port function register 2 (PF2), to digital I/O by using ADPC0, and to input mode by using PM2. Use these pins starting from the lower bit.

P20 to P27 as digital output pins, set them to port function (other than segment output) by using the port function register 2 (PF2), to digital I/O by using ADPC0, and to output mode by using PM2. Use these pins starting from the lower bit.

Reset signal generation sets port 1 to input mode.

Figure 4-7 shows block diagrams of port 2.

Caution Make the AV_{REF} pin the same potential as the V_{DD} pin when port 2 is used as a digital port.

Table 4-12. Settings of PFALL, PF2, PF1, ISC, Port Mode Register, and Output Latch When Using Alternate Function (78K0/LF3) (1/2)

Pin Name	Alternate Function		PFALL, PF2 ^{Note 4}	PF1	ISC	PM _{xx}	P _{xx}
	Function Name	I/O					
P10	PCL	Output	–			0	0
P11	SCK10	Input	–			1	×
		Output	–			0	1
P12	SI10	Input	–			1	×
	RxD0	Input	–			1	×
P13 ^{Note 10}	SO10	Output	–	PF13 = 0		0	0
	TxD0	Output	–	PF13 = 1		0	×
P14	SCKA0	Input	–			1	×
		Output	–			0	1
	INTP4	Input	–			1	×
P15	SIA0	Input	–			1	×
	<RxD6>	Input	–		ISC4 = 1 ^{Note 5,7} , ISC5 = 0	1	×
P16 ^{Note 11}	SOA0	Output	–	PF16 = 0		0	0
	<TxD6>	Output	–	PF16 = 1	ISC4 = 1, ISC5 = 0	0	×
P20 to P27 ^{Note 2}	SEG39 to SEG32 ^{Note 12}	Output	1			×	×
	ANI0 to ANI7 ^{Note 1}	Input	0			1	×
	DS0 _± to DS2 _± ^{Note 8}	Input	0			1	×
	REF _± ^{Note 8}	Input	0			1	×
P30	INTP5	Input	–			1	×
P31	TOH1	Output	–			0	0
	INTP3	Input	–			1	×
P32	TOH0	Output	–			0	0
	MCGO	Output	–			0	0
P33	TI000	Input	–		ISC1 = 0	1	×
	RTCDIV	Output	–			0	0
	RTCCL	Output	–			0	0
	BUZ	Output	–			0	0
	INTP2	Input	–			1	×
P34	TI52	Input	–		Note 6	1	×
	TI010	Input	–			1	×
	TO00	Output	–			0	0
	RTC1HZ	Output	–			0	0
	INTP1	Input	–			1	×

(Notes and Remarks are listed on the page after next.)

6.4.4 Operation in clear & start mode entered by TI000 pin valid edge input

When bits 3 and 2 (TMC003 and TMC002) of 16-bit timer mode control register 00 (TMC00) are set to 10 (clear & start mode entered by the TI000 pin valid edge input) and the count clock (set by PRM00) is supplied to the timer/event counter, TM00 starts counting up. When the valid edge of the TI000 pin is detected during the counting operation, TM00 is cleared to 0000H and starts counting up again. If the valid edge of the TI000 pin is not detected, TM00 overflows and continues counting.

The valid edge of the TI000 pin is a cause to clear TM00. Starting the counter is not controlled immediately after the start of the operation.

CR000 and CR010 are used as compare registers and capture registers.

(a) When CR000 and CR010 are used as compare registers

Signals INTTM000 and INTTM010 are generated when the value of TM00 matches the value of CR000 and CR010.

(b) When CR000 and CR010 are used as capture registers

The count value of TM00 is captured to CR000 and the INTTM000 signal is generated when the valid edge is input to the TI010 pin (or when the phase reverse to that of the valid edge is input to the TI000 pin).

When the valid edge is input to the TI000 pin, the count value of TM00 is captured to CR010 and the INTTM010 signal is generated. As soon as the count value has been captured, the counter is cleared to 0000H.


Caution Do not set the count clock as the valid edge of the TI000 pin (PRM002, PRM001, and PRM000 = 110). When PRM002, PRM001, and PRM000 = 110, TM00 is cleared.

Remarks 1. For the setting of the I/O pins, see 6.3 (6) Port mode register 3 (PM3).

2. For how to enable the INTTM000 signal interrupt, see CHAPTER 21 INTERRUPT FUNCTIONS.

(1) Operation in clear & start mode entered by TI000 pin valid edge input (CR000: compare register, CR010: compare register)

**Figure 6-23. Block Diagram of Clear & Start Mode Entered by TI000 Pin Valid Edge Input
(CR000: Compare Register, CR010: Compare Register)**



(12) Reading of 16-bit timer counter 00 (TM00)

TM00 can be read without stopping the actual counter, because the count values captured to the buffer are fixed when it is read. The buffer, however, may not be updated when it is read immediately before the counter counts up, because the buffer is updated at the timing the counter counts up.


Figure 6-62. 16-bit Timer Counter 00 (TM00) Read Timing

Figure 7-12. Format of Input Switch Control Register (ISC) (2/2)

(b) 78K0/LF3

Address: FF4FH After reset: 00H R/W

Symbol	7	6	5	4	3	2	1	0
ISC	0	0	ISC5	ISC4	ISC3	ISC2	ISC1	ISC0

ISC5	ISC4	TxD6, RxD6 input source selection
0	0	TxD6:P112, RxD6: P113
0	1	TxD6:P16, RxD6: P15
Other than above		Setting prohibited

ISC3	RxD6/P113 input enabled/disabled
0	RxD6/P113 input disabled
1	RxD6/P113 input enabled

ISC2	TI52 input source control
0	No enable control of TI52 input (P34)
1	Enable controlled of TI52 input (P34) ^{Note 1}

ISC1	TI000 input source selection
0	TI000 (P33)
1	RxD6 (P15 or P113 ^{Note 2})

ISC0	INTP0 input source selection
0	INTP0 (P120)
1	RxD6 (P15 or P113 ^{Note 2})

- Notes**
1. TI52 input is controlled by TOH2 output signal.
 2. This is selected by ISC5 and ISC4.

Figure 8-6. Format of 8-Bit Timer H Mode Register 0 (TMHMD0)

Address: FF69H After reset: 00H R/W

	<7>	6	5	4	3	2	<1>	<0>
TMHMD0	TMHE0	CKS02	CKS01	CKS00	TMMD01	TMMD00	TOLEV0	TOEN0

TMHE0	Timer operation enable
0	Stops timer count operation (counter is cleared to 0)
1	Enables timer count operation (count operation started by inputting clock)

CKS02	CKS01	CKS00	Count clock selection ^{Note 1}			
				f _{PRS} = 2 MHz	f _{PRS} = 5 MHz	f _{PRS} = 10 MHz
0	0	0	f _{PRS} ^{Note 2}	2 MHz	5 MHz	10 MHz
0	0	1	f _{PRS} /2	1 MHz	2.5 MHz	5 MHz
0	1	0	f _{PRS} /2 ²	500 kHz	1.25 MHz	2.5 MHz
0	1	1	f _{PRS} /2 ⁶	31.25 kHz	78.13 kHz	156.25 kHz
1	0	0	f _{PRS} /2 ¹⁰	1.95 kHz	4.88 kHz	9.77 kHz
1	0	1	TM50 output ^{Note 3}			
Other than above			Setting prohibited			

TMMD01	TMMD00	Timer operation mode
0	0	Interval timer mode
1	0	PWM mode
Other than above		Setting prohibited


TOLEV0	Timer output level control (in default mode)
0	Low level
1	High level

TOEN0	Timer output control
0	Disables output
1	Enables output

- Notes**
1. If the peripheral hardware clock (f_{PRS}) operates on the high-speed system clock (f_{XH}) ($XSEL = 1$), the f_{PRS} operating frequency varies depending on the supply voltage.
 - $V_{DD} = 2.7$ to 5.5 V: $f_{PRS} \leq 10$ MHz
 - $V_{DD} = 1.8$ to 2.7 V: $f_{PRS} \leq 5$ MHz
 2. If the peripheral hardware clock (f_{PRS}) operates on the internal high-speed oscillation clock (f_{RH}) ($XSEL = 0$), when $1.8 \text{ V} \leq V_{DD} < 2.7 \text{ V}$, the setting of $CKS02 = CKS01 = CKS00 = 0$ (count clock: f_{PRS}) is prohibited.

9.4.7 512 Hz, 16.384 kHz output of real-time counter

Figure 9-26. 512 Hz, 16.384 kHz output Setting Procedure



(11) Internal equivalent circuit

The equivalent circuit of the analog input block is shown below.

Figure 12-22. Internal Equivalent Circuit of ANIn Pin




Table 12-4. Resistance and Capacitance Values of Equivalent Circuit (Reference Values)

AV_{REF}	R1	C1	C2
$4.0\text{ V} \leq AV_{REF} \leq 5.5\text{ V}$	8.1 k Ω	8 pF	5 pF
$2.7\text{ V} \leq AV_{REF} < 4.0\text{ V}$	31 k Ω	8 pF	5 pF
$2.3\text{ V} \leq AV_{REF} < 2.7\text{ V}$	381 k Ω	8 pF	5 pF

Remarks 1. The resistance and capacitance values shown in Table 12-4 are not guaranteed values.

2. μ PD78F041x and 78F043x: $n = 0$ to 5
 μ PD78F045x, 78F046x, 78F048x, and 78F049x: $n = 0$ to 7

(12) Simultaneous use of the 10-bit successive approximation type A/D converter and the 16-bit $\Delta\Sigma$ -type A/D converter (μ PD78F046x and 78F049x only)

The A/D conversion accuracy may deteriorate when the 10-bit successive approximation type A/D converter and the 16-bit $\Delta\Sigma$ -type A/D converter are used at the same time.

Stop the 16-bit $\Delta\Sigma$ -type A/D converter during 10-bit successive approximation type A/D converter operation, because the accuracy cannot be guaranteed. Also, stop the 10-bit successive approximation type A/D converter during 16-bit $\Delta\Sigma$ -type A/D converter operation. (Do not operate them simultaneously.)

Figure 15-4. Block Diagram of Serial Interface UART6 (3/3)

(c) 78K0/LF3




Figure 15-13. Format of Port Mode Register 1 (PM1)

Address: FF21H After reset: FFH R/W

Symbol	7	6	5	4	3	2	1	0
PM1	PM17	PM16	PM15	PM14	PM13	PM12	PM11	PM10

PM1n	P1n pin I/O mode selection (n = 0 to 7)
0	Output mode (output buffer on)
1	Input mode (output buffer off)

Remark The figure shown above presents the format of port mode register 1 of 78K0/LF3 products. For the format of port mode register 1 of other products, see **(1) Port mode registers (PMxx)** in **4.3 Registers Controlling Port Function**.

(10) Port mode register 11 (PM11)

This register sets port 11 input/output in 1-bit units.

When using the P112/TxD6 pin for serial interface data output, clear PM112 to 0 and set the output latch of P112 to 1. When using the P113/RxD6 pin for serial interface data input, set PM113 to 1. The output latch of P113 at this time may be 0 or 1.

PM11 can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation sets this register to FFH.

Figure 15-14. Format of Port Mode Register 11 (PM11)

Address: FF2BH After reset: FFH R/W

Symbol	7	6	5	4	3	2	1	0
PM11	1	1	1	1	PM113	PM112	PM111	PM110

PM11n	P11n pin I/O mode selection (n = 0 to 3)
0	Output mode (output buffer on)
1	Input mode (output buffer off)

Remark The figure shown above presents the format of port mode register 11 of 78K0/LF3 products. For the format of port mode register 11 of other products, see **(1) Port mode registers (PMxx)** in **4.3 Registers Controlling Port Function**.

17.4.2 3-wire serial I/O mode

The one-byte data transmission/reception is executed in the mode in which bit 6 (ATE0) of serial operation mode specification register 0 (CSIMA0) is cleared to 0.

The 3-wire serial I/O mode is useful for connecting peripheral ICs and display controllers with a clocked serial interface.

In this mode, communication is executed by using three lines: serial clock (SCKA0), serial output (SOA0), and serial input (SIA0) lines.

(1) Registers used

- Serial operation mode specification register 0 (CSIMA0)^{Note 1}
- Serial status register 0 (CSIS0)^{Note 2}
- Divisor selection register 0 (BRGCA0)
- Port mode register 1 (PM1)
- Port register 1 (P1)

Notes 1. Bits 7, 6, and 4 to 1 (CSIAE0, ATE0, MASTER0, TXEA0, RXEA0, and DIR0) are used. Setting of bit 5 (ATM0) is invalid.

2. Only bit 0 (TSF0) and bit 6 (CKS00) are used.

The basic procedure of setting an operation in the 3-wire serial I/O mode is as follows.

- <1> Set bit 6 (CKS00) of the CSIS0 register (see **Figure 17-3**)^{Note 1}.
- <2> Set the BRGCA0 register (see **Figure 17-5**)^{Note 1}.
- <3> Set bits 4 to 1 (MASTER0, TXEA0, RXEA0, and DIR0) of the CSIMA0 register (see **Figure 17-2**).
- <4> Set bit 7 (CSIAE0) of the CSIMA0 register to 1 and clear bit 6 (ATE0) to 0.
- <5> Write data to serial I/O shift register 0 (SIOA0). → Data transmission/reception is started^{Note 2}.

Notes 1. This register does not have to be set when the slave mode is specified (MASTER0 = 0).

2. Write dummy data to SIOA0 only for reception.

Caution Take relationship with the other party of communication when setting the port mode register and port register.

Figure 19-7. Format of MCG Status Register (MC0STR)

Address: FF47H After reset: 00H R

Symbol	<7>	6	5	4	3	2	1	0
MC0STR	MC0TSF	0	0	0	0	0	0	0

MC0TSF	Data transmission status
0	- Reset signal generation - MC0PWR = 0 - If the next transfer data is not written to MC0TX when a transmission is completed
1	Transmission operation in progress

Caution This flag always indicates 1 during continuous transmission. Do not initialize a transmission operation without confirming that this flag has been cleared.

19.4 Operation of Manchester Code Generator

The Manchester code generator has the three modes described below.

- Operation stop mode
- Manchester code generator mode
- Bit sequential buffer mode

19.4.1 Operation stop mode

Transmissions are not performed in the operation stop mode. Therefore, the power consumption can be reduced. In addition, the P32/TOH0/MCGO pin is used as an ordinary I/O port in this mode.

(1) Register description

MCG control register 0 (MC0CTL0) is used to set the operation stop mode.

To set the operation stop mode, clear bit 7 (MC0PWR) of MC0CTL0 to 0.

(a) MCG control register 0 (MC0CTL0)

This register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation sets this register to 10H.

Address: FF4CH After reset: 10H R/W


Symbol	<7>	6	5	<4>	3	2	<1>	<0>
MC0CTL0	MC0PWR	0	0	MC0DIR	0	0	MC0OSL	MC0OLV

MC0PWR	Operation control
0	Operation stopped

20.4.3 Format of type B reception mode

Figure 20-8 shows the data format for type B.

Figure 20-8. Example of Type B Data Format



Remark $\overline{\text{RIN}}$ is the internally inverted signal of RIN.

20.4.4 Operation flow of type B reception mode

Figure 20-9 shows the operation flow.

- Cautions**
1. When INTRERR is generated, RMSR and RMSCR are automatically cleared immediately.
 2. When data has been set to all the bits of RMSR, the following processing is automatically performed.
 - The value of RMSR is transferred to RMDR.
 - INTDFULL is generated.
 - RMSR is cleared.
 RMDR must then be read before the next data is set to all the bits of RMSR.
 3. When INTREND has been generated, read RMSCR first followed by RMSR. When RMSR has been read, RMSCR and RMSR are automatically cleared. If INTREND is generated, the next data cannot be received until RMSR is read.
 4. RMSR, RMSCR, and RMDR are cleared simultaneously to operation termination (RMEN = 0).

Figure 21-4. Format of Priority Specification Flag Registers (PR0L, PR0H, PR1L, PR1H) (4/4)

(d) 78K0/LF3

Address: FFE8H After reset: FFH R/W

Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
PR0L	SREPR6	PPR5	PPR4	PPR3	PPR2	PPR1	PPR0	LVIPR

Address: FFE9H After reset: FFH R/W

Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
PR0H	TMPR010	TMPR000	TMPR50	TMPRH0	TMPRH1	CSIPR10 STPR0	STPR6	SRPR6

Address: FFEAH After reset: FFH R/W

Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
PR1L	TMPR52	DSADPR ^{Note 2}	RTCIPR	KRPR	TMPR51	RTCPR	SRPR0	ADPR ^{Note 1}

Address: FFE8H After reset: FFH R/W

Symbol	7	6	5	<4>	<3>	<2>	<1>	<0>
PR1H	1	1	1	ACSIPR	RERRPR GPPR RENDPR DFULLPR	RINPR	MCGPR	TMHPR2

XXPRX	Priority level selection
0	High priority level
1	Low priority level

Notes 1. μ PD78F048x and 78F049x only.**2.** μ PD78F049x only.**Caution** Be sure to set bits 5 to 7 of PR1H to 1.

(2) When detecting level of input voltage from external input pin (EXLVI)

- When starting operation
 - <1> Mask the LVI interrupt (LVIMK = 1).
 - <2> Set bit 2 (LVISEL) of the low-voltage detection register (LVIM) to 1 (detects level of input voltage from external input pin (EXLVI)).
 - <3> Set bit 7 (LVION) of LVIM to 1 (enables LVI operation).
 - <4> Use software to wait for an operation stabilization time (10 μ s (MIN.)).
 - <5> Wait until it is checked that (input voltage from external input pin (EXLVI) $\geq$ detection voltage ($V_{EXLVI} = 1.21$ V (TYP.))) by bit 0 (LVIF) of LVIM.
 - <6> Set bit 1 (LVIMD) of LVIM to 1 (generates reset signal when the level is detected).

Figure 26-6 shows the timing of the internal reset signal generated by the low-voltage detector. The numbers in this timing chart correspond to <1> to <6> above.

- Cautions**
1. <1> must always be executed. When LVIMK = 0, an interrupt may occur immediately after the processing in <3>.
 2. If input voltage from external input pin (EXLVI) $\geq$ detection voltage ($V_{EXLVI} = 1.21$ V (TYP.)) when LVIMD is set to 1, an internal reset signal is not generated.
 3. Input voltage from external input pin (EXLVI) must be $EXLVI < V_{DD}$.


- When stopping operation

Either of the following procedures must be executed.

 - When using 8-bit memory manipulation instruction:
Write 00H to LVIM.
 - When using 1-bit memory manipulation instruction:
Clear LVIMD to 0 and then LVION to 0.

Figure A-1. Development Tool Configuration (2/2)

(2) When using the on-chip debug emulator with programming function QB-MINI2



- Notes**
1. Download the device file for 78K0/Lx3 microcontrollers (DF780495) and the integrated debugger ID78K0-QB from the download site for development tools (<http://www.renesas.com/micro/en/ods/>).
 2. The project manager PM+ is included in the assembler package.
PM+ cannot be used other than with Windows.
 3. QB-MINI2 is supplied with USB interface cable, connection cables (10-pin cable and 16-pin cable), and 78K0-OCD board. Any other products are sold separately. In addition, download the software for operating the QB-MINI2 from the download site for development tools (<http://www.renesas.com/micro/en/ods/>).