E. Kenesas Electronics America Inc - UPD78F0452GA-HAB-AX Datasheet



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	78K/0
Core Size	8-Bit
Speed	10MHz
Connectivity	3-Wire SIO, LINbus, UART/USART
Peripherals	LCD, LVD, POR, PWM, WDT
Number of I/O	46
Program Memory Size	24KB (24K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-TQFP
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/upd78f0452ga-hab-ax

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

CHAPTER 14 SERIAL INTERFACE UART0	470
14.1 Functions of Serial Interface UART0	470
14.2 Configuration of Serial Interface UART0	471
14.3 Registers Controlling Serial Interface UART0	476
14.4 Operation of Serial Interface UART0	483
14.4.1 Operation stop mode	483
14.4.2 Asynchronous serial interface (UART) mode	484
14.4.3 Dedicated baud rate generator	491
14.4.4 Calculation of baud rate	492
CHAPTER 15 SERIAL INTERFACE UART6	496
15.1 Functions of Serial Interface UART6	496
15.2 Configuration of Serial Interface UART6	501
15.3 Registers Controlling Serial Interface UART6	506
15.4 Operation of Serial Interface UART6	520
15.4.1 Operation stop mode	520
15.4.2 Asynchronous serial interface (UART) mode	521
15.4.3 Dedicated baud rate generator	538
15.4.4 Calculation of baud rate	540
CHAPTER 16 SERIAL INTERFACE CSI10	546
16.1 Functions of Serial Interface CSI10	546
16.2 Configuration of Serial Interface CSI10	546
16.3 Registers Controlling Serial Interface CSI10	549
16.4 Operation of Serial Interface CSI10	553
16.4.1 Operation stop mode	553
16.4.2 3-wire serial I/O mode	554
CHAPTER 17 SERIAL INTERFACE CSIA0	566
17.1 Functions of Serial Interface CSIA0	566
17.2 Configuration of Serial Interface CSIA0	567
17.3 Registers Controlling Serial Interface CSIA0	569
17.4 Operation of Serial Interface CSIA0	578
17.4.1 Operation stop mode	578
17.4.2 3-wire serial I/O mode	579
17.4.3 3-wire serial I/O mode with automatic transmit/receive function	584
CHAPTER 18 LCD CONTROLLER/DRIVER	598
18.1 Functions of LCD Controller/Driver	598
18.2 Configuration of LCD Controller/Driver	602
18.3 Registers Controlling LCD Controller/Driver	604
18.4 Setting LCD Controller/Driver	618
18.4.1 Setting method when not using segment key scan function (KSON = 0)	618
18.4.2 Setting method when using segment key scan function (KSON = 1)	619
18.5 LCD Display Data Memory	621
18.6 Common and Segment Signals	622
18.7 Display Modes	632



(3) μPD78F0491, 78F0492, 78F0493, 78F0494, 78F0495

- 80-pin plastic LQFP (14×14)
- 80-pin plastic LQFP (fine pitch) (12×12)



Cautions 1. Connect the AVss to Vss.

- 2. Connect the REGC to Vss via a capacitor (0.47 to 1 μ F: recommended).
- 3. ANI0/P20 to ANI7/P27 are set in the analog input mode after release of reset.
- 4. Only the bottom side pins (pin numbers 35 and 36) correspond to the UART6 pins (RxD6 and TxD6) when writing by a flash memory programmer. Writing cannot be performed by the top side pins (pin numbers 76 and 75).
- **Remarks 1.** The functions within arrowheads (< >) can be assigned by setting the input switch control register (ISC).
 - 2. The functions within parentheses can be used by setting the LCD mode register (LCDMD).
 - 3. For pin identification, see 1.5 Pin Identification.

2.2.13 AVREF, AVSS, VDD, VSS

78K0/LC3	78K0/LD3	78K0/LE3	78K0/LF3
AVREF ^{Note 1}	AVREF ^{Note 2}	AVREF ^{Note 3}	AVREF ^{Note 4}
AVss ^{Note 1}	AVss ^{Note 2}	AVss ^{Note 3}	AVss ^{Note 4}
VDD	Vdd	Vdd	Vdd
Vss	Vss	Vss	Vss

Notes 1. μ PD78F041x only.

- **2.** μPD78F043x only.
- **3.** μ PD78F045x and 78F046x only.
- **4.** *μ*PD78F048x and 78F049x only.

(a) AVREF

This is the 10-bit successive approximation type A/D converter reference voltage input pin and the positive power supply pin of port 2 and 16-bit $\Delta\Sigma$ -type A/D converter.

When the A/D converter is not used, connect this pin directly to VDD^{Note}.

Note When one or more of the pins of port 2 is used as the digital port pins or for segment output, make AVREF the same potential as VDD.

(b) AVss

This is the A/D converter ground potential pin. Even when the A/D converter is not used, always use this pin with the same potential as the Vss.

(c) VDD

This is the positive power supply pin.

(d) Vss

This is the ground potential pin.

2.2.14 COM0 to COM7

These pins are the common signal output pins for the LCD controller/driver.

2.2.15 VLC0 to VLC3

These pins are the power supply voltage pins for driving the LCD.

2.2.16 RESET

This is the active-low system reset input pin.



2.3.2 78K0/LD3

Table 2-3 shows the types of pin I/O circuits and the recommended connections of unused pins. See **Figure 2-1** for the configuration of the I/O circuit of each type.

Pin Name	I/O Circuit Type	I/O	Recommended Connection of Unused Pins
P11/SCK10/KR2 P12/SI10/RxD0/ <rxd6>/ KR3</rxd6>	5-AH	I/O	Input: Independently connect to VDD or VSS via a resistor. Output: Leave open.
P13/SO10/TxD0/ <txd6>/ KR4</txd6>			
P20/SEG23/ANI0 to P25/SEG18/ANI5 ^{Note 1}	17-R		<analog setting=""> Connect to AV_{REF} or AV_{SS}. <digital setting=""> Input: Independently connect to AV_{REF} or AV_{SS} via a resistor.^{Note 2} Output: Leave open. <segment setting=""> Leave open.</segment></digital></analog>
P31/TOH1/INTP3	5-AH		Input: Independently connect to VDD or VSS via a resistor.
P32/TOH0/MCGO	5-AG		Output: Leave open.
P33/TI000/RTCDIV/ RTCCL/BUZ/INTP2	5-AH		
P34/TI52/TI010/TO00/ RTC1HZ/INTP1			
P40/VLC3/KR0	5-AO		
P41/RIN/KR1	5-AH		
P80/SEG4	17-P		<port setting=""></port>
P100/SEG5, P101/SEG6			Input: Independently connect to VDD or VSS via a resistor. Output: Leave open. <segment setting=""> Leave open.</segment>

Table 2-3. Pin I/O Circuit Types (78K0/LD3) (1/2)

Notes 1. ANIx is provided to the μ PD78F043x only.

2. With μ PD78F042x, independently connect to V_{DD} or V_{SS} via a resistor.

Remark The functions within arrowheads (< >) can be assigned by setting the input switch control register (ISC).



Pin Name	I/O Circuit Type	I/O	Recommended Connection of Unused Pins
P110/SEG16, P111/SEG17	17-P	I/O	<port setting=""></port>
P112/SEG18/TxD6			Input: Independently connect to VDD or VSS via a resistor.
P113/SEG19/RxD6	17-Q		<pre> Segment setting> Leave open. </pre>
P120/INTP0/EXLVI	5-AH		Input: Independently connect to VDD or Vss via a resistor. Output: Leave open.
P121/X1/OCD0A ^{Note 1}	37-A	Input	Independently connect to V_{DD} or V_{SS} via a resistor.
P122/X2/EXCLK/OCD0B ^{Note 1}			
P123/XT1 ^{Note 1}			
P124/XT2 ^{Note 1}			
P130/SEG20 to P133/SEG23	17-P	I/O	<port setting=""></port>
P140/SEG24 (KS0) to P143/SEG27 (KS3)			Input: Independently connect to VDD or Vss via a resistor. Output: Leave open.
P150/SEG28 (KS4) to P153/SEG31 (KS7)			<segment setting=""> Leave open.</segment>
COM0 to COM3	18-E	Output	Leave open.
COM4/SEG0 to COM7/SEG3	18-F		
VLC0 to VLC2	_	-	
RESET	2	Input	Connect directly or via a resistor to VDD.
FLMD0	38		Connect to Vss. ^{Note 3}
AVREF ^{Note 2}	_	_	Connect directly to VDD. Note 4
AVss ^{Note 2}			Connect directly to Vss.

Table 2-5.	Pin I/O	Circuit	Types	(78K0/LF3)	(2/2)
------------	---------	---------	-------	------------	-------

- Notes 1. Use recommended connection above in I/O port mode (see Figure 5-2 Format of Clock Operation Mode Select Register (OSCCTL)) when these pins are not used.
 - **2.** *μ*PD78F048x and 78F049x only.
 - **3.** FLMD0 is a pin used when writing data to flash memory. When rewriting flash memory data on-board or performing on-chip debugging, connect this pin to Vss via a resistor (10 kΩ: recommended).
 - 4. When using port 2 as a digital port or for segment output, set it to the same potential as that of V_{DD} .



3.3.3 Table indirect addressing

[Function]

Table contents (branch destination address) of the particular location to be addressed by bits 1 to 5 of the immediate data of an operation code are transferred to the program counter (PC) and branched.

This function is carried out when the CALLT [addr5] instruction is executed.

This instruction references the address stored in the memory table from 40H to 7FH, and allows branching to the entire memory space.

[Illustration]



3.3.4 Register addressing

[Function]

Register pair (AX) contents to be specified with an instruction word are transferred to the program counter (PC) and branched.

This function is carried out when the BR AX instruction is executed.

[Illustration]





-30H After I	reset: 10H	R/W					
7	6	5	4	3	2	1	0
0	0	0	TTRM4	TTRM3	TTRM2	TTRM1	TTRM0
TTRM4	TTRM3	TTRM2	TTRM1	TTRM0	Cloc	k correction v	alue
					(2.5	$V \le V$ DD ≤ 5.5	5 V)
					MIN.	TYP.	MAX.
0	0	0	0	0	-5.54%	-4.88%	-4.02%
0	0	0	0	1	-5.28%	-4.62%	-3.76%
0	0	0	1	0	-4.99%	-4.33%	-3.47%
0	0	0	1	1	-4.69%	-4.03%	-3.17%
0	0	1	0	0	-4.39%	-3.73%	-2.87%
0	0	1	0	1	-4.09%	-3.43%	-2.57%
0	0	1	1	0	-3.79%	-3.13%	-2.27%
0	0	1	1	1	-3.49%	-2.83%	-1.97%
0	1	0	0	0	-3.19%	-2.53%	-1.67%
0	1	0	0	1	-2.88%	-2.22%	-1.36%
0	1	0	1	0	-2.23%	-1.91%	-1.31%
0	1	0	1	1	-1.92%	-1.60%	-1.28%
0	1	1	0	0	-1.60%	-1.28%	-0.96%
0	1	1	0	1	-1.28%	-0.96%	-0.64%
0	1	1	1	0	-0.96%	-0.64%	-0.32%
0	1	1	1	1	-0.64%	-0.32%	±0%
1	0	0	0	0	=	±0% (default)
1	0	0	0	1	±0%	+0.32%	+0.64%
1	0	0	1	0	+0.33%	+0.65%	+0.97%
1	0	0	1	1	+0.66%	+0.98%	+1.30%
1	0	1	0	0	+0.99%	+1.31%	+1.63%
1	0	1	0	1	+1.32%	+1.64%	+1.96%
1	0	1	1	0	+1.38%	+1.98%	+2.30%
1	0	1	1	1	+1.46%	+2.32%	+2.98%
1	1	0	0	0	+1.80%	+2.66%	+3.32%
1	1	0	0	1	+2.14%	+3.00%	+3.66%
1	1	0	1	0	+2.48%	+3.34%	+4.00%
1	1	0	1	1	+2.83%	+3.69%	+4.35%
1	1	1	0	0	+3.18%	+4.04%	+4.70%
1	1	1	0	1	+3.53%	+4.39%	+5.05%
1	1	1	1	0	+3.88%	+4.74%	+5.40%
1	1	1	1	1	+4.24%	+5.10%	+5.76%
	After i 7 0 TTRM4 0 1	After reset: 10H 7 6 0 0 TTRM4 TTRM3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 1 0 1 0 1 0 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	7 6 5 0 0 0 TTRM4 TTRM3 TTRM2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 0 0 1 0 0 1 0 1 0 0 1 0 0 1 0 0 1 1 0 1 1 0 1 1 0 1 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1	After reset: 10H R/W 7 6 5 4 0 0 0 TTRM4 TTRM4 TTRM3 TTRM2 TTRM1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 0 0 0 1 0 0 1 0 0 0 1 1 0 0 1 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0	30H After reset: 10H RW 7 6 5 4 3 0 0 0 TTRM4 TTRM3 TTRM2 TTRM1 TTRM0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 0 0 0 0 1 0 0 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 1 0 0 0 1 0 1 1 0 0 1 0 1 1 1 0 1 1 0 1 1 0 1 1 1 1 1 0	30H After reset: 10H RW 7 6 5 4 3 2 0 0 0 TTRM4 TTRM3 TTRM2 TTRM1 TTRM1 TTRM2 TTRM1 TTRM2 TTRM4 TTRM4 TTRM3 TTRM2 TTRM1 TTRM1 TTRM2 Cloce (2.5) 0 0 0 0 0 -5.54% (2.5) 0 0 0 0 1 -5.28% (2.6) 0 0 0 1 1 -4.69% (2.6) 0 0 0 1 1 -4.69% (2.6) 0 0 1 1 0 -4.99% (2.6) 0 0 1 1 0 -4.99% (2.6) (2.6) 0 0 1 1 0 -3.79% (2.6) (2.6) (2.6) 0 1 1 0 1 -2	$\begin{array}{c c c c c c c c c c c c c c c c c c c $

Figure 5-9. Format of Internal High-speed Oscillation Trimming Register (HIOTRM)

Caution The internal high-speed oscillation frequency will increase in speed if the HIOTRM register value is incremented above a specific value, and will decrease in speed if decremented below that specific value. A reversal, such that the frequency decreases in speed by incrementing the value, or increases in speed by decrementing the value, will not occur.

- Cautions 1. The valid edge of TI010 and timer output (TO00) cannot be used for the P34 pin at the same time. Select either of the functions.
 - 2. If clearing of bits 3 and 2 (TMC003 and TMC002) of 16-bit timer mode control register 00 (TMC00) to 00 and input of the capture trigger conflict, then the captured data is undefined.
 - 3. To change the mode from the capture mode to the comparison mode, first clear the TMC003 and TMC002 bits to 00, and then change the setting.

A value that has been once captured remains stored in CR000 unless the device is reset. If the mode has been changed to the comparison mode, be sure to set a comparison value.

(1) 16-bit timer counter 00 (TM00)

TM00 is a 16-bit read-only register that counts count pulses. The counter is incremented in synchronization with the rising edge of the count clock.

Figure 6-2. Format of 16-Bit Timer Counter 00 (TM00)



The count value of TM00 can be read by reading TM00 when the value of bits 3 and 2 (TMC003 and TMC002) of 16bit timer mode control register 00 (TMC00) is other than 00. The value of TM00 is 0000H if it is read when TMC003 and TMC002 = 00.

The count value is reset to 0000H in the following cases.

- At reset signal generation
- If TMC003 and TMC002 are cleared to 00
- If the valid edge of the TI000 pin is input in the mode in which the clear & start occurs when inputting the valid edge to the TI000 pin
- If TM00 and CR000 match in the mode in which the clear & start occurs when TM00 and CR000 match
- OSPT00 is set to 1 in one-shot pulse output mode or the valid edge is input to the TI000 pin

Caution Even if TM00 is read, the value is not captured by CR010.

(2) 16-bit timer capture/compare register 000 (CR000), 16-bit timer capture/compare register 010 (CR010)

CR000 and CR010 are 16-bit registers that are used with a capture function or comparison function selected by using CRC00.

Change the value of CR000 while the timer is stopped (TMC003 and TMC002 = 00).

The value of CR010 can be changed during operation if the value has been set in a specific way. For details, see **6.5.1 Rewriting CR010 during TM00 operation**.

These registers can be read or written in 16-bit units.

Reset signal generation clears these registers to 0000H.



Figure 6-30. Timing Example of Clear & Start Mode Entered by TI000 Pin Valid Edge Input (CR000: Capture Register, CR010: Capture Register) (2/3)



(b) TOC00 = 13H, PRM00 = C0H, CRC00 = 05H, TMC00 = 0AH

This is a timing example where an edge is not input to the TI000 pin, in an application where the count value is captured to CR000 when the rising or falling edge of the TI010 pin is detected.





Figure 8-3. Block Diagram of 8-Bit Timer H2

The setting methods are described below.

- <1> Set bit 0 (ADCE) of the A/D converter mode register (ADM) to 1.
- <2> Set the channel to be used in the analog input mode by using bits 3 to 0 (ADPC03 to ADPC00) of the A/D port configuration register 0 (ADPC0) and bits 7 to 0 (PM27 to PM20) of port mode register 2 (PM2).
- <3> Select conversion time by using bits 6 to 1 (FR3 to FR0, LV1, and LV0) of ADM.
- <4> Select a channel to be used by using bits 2 to 0 (ADS2 to ADS0) of the analog input channel specification register (ADS).
- <5> Set bit 7 (ADCS) of ADM to 1 to start A/D conversion.
- <6> When one A/D conversion has been completed, an interrupt request signal (INTAD) is generated.
- <7> Transfer the A/D conversion data to the A/D conversion result register (ADCR, ADCRH).

<Change the channel>

- <8> Change the channel using bits 2 to 0 (ADS2 to ADS0) of ADS to start A/D conversion.
- <9> When one A/D conversion has been completed, an interrupt request signal (INTAD) is generated.
- <10> Transfer the A/D conversion data to the A/D conversion result register (ADCR, ADCRH).

<Complete A/D conversion>

<11> Clear ADCS to 0.

<12> Clear ADCE to 0.

Cautions 1. Make sure the period of <1> to <5> is 1 μ s or more.

- 2. <1> may be done between <2> and <4>.
- 3. <1> can be omitted. However, ignore data of the first conversion after <5> in this case.
- The period from <6> to <9> differs from the conversion time set using bits 6 to 1 (FR3 to FR0, LV1, LV0) of ADM. The period from <8> to <9> is the conversion time set using FR3 to FR0, LV1, and LV0.



(1) Serial I/O shift register 0 (SIOA0)

This is an 8-bit register used to store transmit/receive data in 1-byte transfer mode (bit 6 (ATE0) of serial operation mode specification register 0 (CSIMA0) = 0). Writing transmit data to SIOA0 starts the communication. In addition, after a communication completion interrupt request (INTACSI) is output (bit 0 (TSF0) of serial status register 0 (CSIS0) = 0), data can be received by reading data from SIOA0.

This register can be written or read by an 8-bit memory manipulation instruction. However, writing to SIOA0 is prohibited when bit 0 (TSF0) of serial status register 0 (CSIS0) = 1.

Reset signal generation clears this register to 00H.

- Cautions 1. A communication operation is started by writing to SIOA0. Consequently, when transmission is disabled (bit 3 (TXEA0) of CSIMA0 = 0), write dummy data to the SIOA0 register to start the communication operation, and then perform a receive operation.
 - 2. Do not write data to SIOA0 while the automatic transmit/receive function is operating.

17.3 Registers Controlling Serial Interface CSIA0

Serial interface CSIA0 is controlled by the following ten registers.

- Serial operation mode specification register 0 (CSIMA0)
- Serial status register 0 (CSIS0)
- Serial trigger register 0 (CSIT0)
- Divisor selection register 0 (BRGCA0)
- Automatic data transfer address point specification register 0 (ADTP0)
- Automatic data transfer interval specification register 0 (ADTI0)
- Automatic data transfer address count register 0 (ADTC0)
- Port function register 1 (PF1)
- Port mode register 1 (PM1)
- Port register 1 (P1)



(1) LCD mode register (LCDMD)

LCDMD sets the LCD drive voltage generator. LCDMD is set using a 1-bit or 8-bit memory manipulation instruction. Reset signal generation clears LCDMD to 00H.

Figure 18-2. Format of LCD Mode Register (LCDMD)

Address: FFB0H After reset: 0		After reset: 00H	R/W ^{note 1}						
Symbol	7	6	5	4	3	2	1	0	
LCDMD	0	0	MDSET1	MDSET0	0	0	KSF	KSON	

MDSET1	MDSET0	LCD drive voltage generator selection				
0	0	External resistance division method, internal resistor disconnection				
0	1	iternal resistance division method, internal resistor connection				
		to step-down transforming, Used when $V_{LCD} = V_{DD}$)				
1	1	Internal resistance division method, internal resistor connection				
(step-down transforming, Used when $V_{LCD} = 3/5V_{DD}$)						
Other than at	oove	Setting prohibited				

KSF	Segment key scan status
0	LCD display signal being output
1	Segment key scan signal being output

KSON	Segment key scan function control
0	Segment key scan function is not used
1	Segment key scan function is used ^{note 2}

Notes 1. Bit 1 is read-only.

Use the segment key scan function if VDD is equal to VLCO.
 Only the KRx pin can be used as input pins for the segment key scan function.

Caution Bits 0 to 2, 3, 6 and 7 must be set to 0.





Figure 18-31. Example of Connecting Four-Time-Slice LCD Panel

Data memory address



18.10.2 External resistance division method

The 78K0/Lx3 microcontrollers can also use external voltage divider resistors for generating LCD drive power supplies, without using internal resistors. Figure 18-43 shows examples of LCD drive voltage connection, corresponding to each bias method.



(a) Static display mode
 (MDSET1, MDSET0 = 0, 0)
 (example of V_{DD} = 5 V, V_{LC0} = 5 V)



(b) Static display mode (MDSET1, MDSET0 = 0, 0) (example of V_{DD} = 5 V, V_{LC0} = 3 V)



Note Connect VLC1 and VLC2 directly to GND or VLC0.

(c) 1/2 bias method (MDSET1, MDSET0 = 0, 0) (example of V_{DD} = 5 V, V_{LC0} = 5 V)



(d) 1/2 bias method (MDSET1, MDSET0 = 0, 0) (example of V_{DD} = 5 V, V_{LC0} = 3 V)







Figure 19-1. Block Diagram of Manchester Code Generator





 Remark
 fPRS:
 Peripheral hardware clock frequency

 MC0CTL2, MC0CTL 1:
 MCG control registers 2, 1

 MC0CKS2 to MC0CKS0:
 Bits 2 to 0 of MC0CTL1 register

 MC0BRS4 to MC0BRS0:
 Bits 4 to 0 of MC0CTL2 register

(1) MCG transmit buffer register (MC0TX)

This register is used to set the transmit data. A transmit operation starts when data is written to MC0TX while bit 7 (MC0PWR) of MCG control register 0 (MC0CTL0) is 1.

The data written to MC0TX is converted into serial data by the 8-bit shift register, and output to the MCGO pin.

Manchester code or bit sequential data can be set as the output code using bit 1 (MC0OSL) of MCG control register 0 (MC0CTL0).

This register can be set by an 8-bit memory manipulation instruction.

Reset signal generation sets this register to FFH.



Figure 21-10. Examples of Multiple Interrupt Servicing (1/2)

Example 1. Multiple interrupt servicing occurs twice



During servicing of interrupt INTxx, two interrupt requests, INTyy and INTzz, are acknowledged, and multiple interrupt servicing takes place. Before each interrupt request is acknowledged, the EI instruction must always be issued to enable interrupt request acknowledgment.





Interrupt request INTyy issued during servicing of interrupt INTxx is not acknowledged because its priority is lower than that of INTxx, and multiple interrupt servicing does not take place. The INTyy interrupt request is held pending, and is acknowledged following execution of one main processing instruction.

- PR = 0: Higher priority level
- PR = 1: Lower priority level
- IE = 0: Interrupt request acknowledgment disabled



CHAPTER 25 POWER-ON-CLEAR CIRCUIT

25.1 Functions of Power-on-Clear Circuit

The power-on-clear circuit is mounted onto all 78K0/Lx3 microcontroller products. The power-on-clear circuit (POC) has the following functions.

- Generates internal reset signal at power on.
 In the 1.59 V POC mode (option byte: POCMODE = 0), the reset signal is released when the supply voltage (V_{DD}) exceeds 1.59 V ±0.15 V.
 In the 2.7 V/1.59 V POC mode (option byte: POCMODE = 1), the reset signal is released when the supply voltage (V_{DD}) exceeds 2.7 V ±0.2 V.
- Compares supply voltage (V_{DD}) and detection voltage (V_{POC} = 1.59 V ±0.15 V), generates internal reset signal when V_{DD} < V_{POC}.
 - Caution If an internal reset signal is generated in the POC circuit, the reset control flag register (RESF) is cleared to 00H.
 - Remark 78K0/Lx3 microcontrollers incorporate multiple hardware functions that generate an internal reset signal. A flag that indicates the reset source is located in the reset control flag register (RESF) for when an internal reset signal is generated by the watchdog timer (WDT) or low-voltage-detector (LVI). RESF is not cleared to 00H and the flag is set to 1 when an internal reset signal is generated by WDT or LVI. For details of RESF, see CHAPTER 24 RESET FUNCTION.



Instruction	Maamania	Onerende	Clocks		cks	Operation		ag	
Group	winemonic	Operands		Bytes	Note 1	Note 2	Operation		C CY
16-bit data	MOVW	rp, #word		3	6	-	$rp \leftarrow word$		
transfer		saddrp, #word		4	8	10	$(saddrp) \leftarrow word$		
		sfrp, #word		4	-	10	$sfrp \leftarrow word$		
		AX, saddrp		2	6	8	$AX \leftarrow (saddrp)$		
		saddrp, AX		2	6	8	$(saddrp) \leftarrow AX$		
		AX, sfrp		2	-	8	$AX \leftarrow sfrp$		
		sfrp, AX		2	-	8	$sfrp \leftarrow AX$		
		AX, rp [№]	ote 3	1	4	1	$AX \leftarrow rp$		
		rp, AX ^ℕ	ote 3	1	4	-	$rp \leftarrow AX$		
		AX, !addr16		3	10	12	$AX \leftarrow (addr16)$		
		!addr16, AX		3	10	12	$(addr16) \leftarrow AX$		
	хснw	AX, rp ^ℕ	ote 3	1	4	-	$AX \leftrightarrow rp$		
8-bit	ADD	A, #byte		2	4	-	A, CY \leftarrow A + byte	×	× ×
operation		saddr, #byte		3	6	8	(saddr), CY \leftarrow (saddr) + byte	×	× ×
		A, r	ote 4	2	4	-	A, CY \leftarrow A + r	×	× ×
		r, A		2	4	I	r, CY ← r + A	×	× ×
		A, saddr		2	4	5	A, CY \leftarrow A + (saddr)	×	× ×
		A, !addr16		3	8	9	A, CY \leftarrow A + (addr16)	×	× ×
		A, [HL]		1	4	5	$A,CY \leftarrow A + (HL)$	×	× ×
		A, [HL + byte]		2	8	9	A, CY \leftarrow A + (HL + byte)	×	× ×
		A, [HL + B]		2	8	9	$A,CY \leftarrow A + (HL + B)$	×	× ×
		A, [HL + C]		2	8	9	$A,CY \leftarrow A + (HL + C)$	×	× ×
	ADDC	A, #byte		2	4	I	A, CY \leftarrow A + byte + CY	×	× ×
		saddr, #byte		3	6	8	(saddr), CY \leftarrow (saddr) + byte + CY	×	× ×
		A, r	ote 4	2	4	I	$A,CY \leftarrow A + r + CY$	×	× ×
		r, A		2	4	-	$r, CY \leftarrow r + A + CY$	×	× ×
		A, saddr		2	4	5	A, CY \leftarrow A + (saddr) + CY	×	× ×
		A, !addr16		3	8	9	A, CY \leftarrow A + (addr16) + C	×	× ×
		A, [HL]		1	4	5	$A,CY \leftarrow A + (HL) + CY$	×	× ×
		A, [HL + byte]		2	8	9	A, CY \leftarrow A + (HL + byte) + CY	×	××
		A, [HL + B]		2	8	9	$A, CY \leftarrow A + (HL + B) + CY$	×	× ×
		A, [HL + C]		2	8	9	$A,CY \leftarrow A + (HL + C) + CY$	×	× ×

Notes 1. When the internal high-speed RAM area is accessed or for an instruction with no data access

2. When an area except the internal high-speed RAM area is accessed

3. Only when rp = BC, DE or HL

4. Except "r = A"

Remarks 1. One instruction clock cycle is one cycle of the CPU clock (fcPu) selected by the processor clock control register (PCC).

2. This clock cycle applies to the internal ROM program.



Caution The pins mounted depend on the product. Refer to Caution 2 at the beginning of this chapter.

Parameter	Symbol	Conditions			MIN.	TYP.	MAX.	Unit
Resolution	RES2				8		16	bit
Sampling clock ^{Note 1}	fvp	At differential input		$3.5~V \leq AV_{\text{REF}} \leq 5.5~V$	0.016		1.25	MHz
				$2.7~V \leq AV_{\text{REF}} < 3.5~V$	0.016		0.625	MHz
		At single input		$2.85~V \leq AV_{\text{REF}} \leq 5.5~V$	0.016		0.625	MHz
				$2.7~V \leq AV_{\text{REF}} < 2.85~V$	0.016		0.525	MHz
Integral linearity error (relative accuracy)	ILE2	At differential input ^{Note 2}	14-bit resolution ^{Note 3}	$AV_{REF} = 5.0 V$		±1.0		LSB
				$3.5~V \leq AV_{\text{REF}} \leq 5.5~V$		±1.7		LSB
				$2.7~V \leq AV_{\text{REF}} < 3.5~V$		±2.6		LSB
		At single 12-bit resolution ^{Note 3} input ^{Note 2}			±2.8		LSB	
Differential linearity error (relative accuracy)	Dle2	At differential input ^{Note 2}	14-bit resolution ^{Note 3}	$AV_{REF} = 5.0 V$		±1.0		LSB
				$3.5~V \leq AV_{\text{REF}} \leq 5.5~V$		±1.7		LSB
				$2.7~V \leq AV_{\text{REF}} < 3.5~V$		±2.6		LSB
		At single 12-bit resolution ^{Note 3} input ^{Note 2}			±2.8		LSB	
Offset	EOS	At differential input				±0.032		%FSR
		At single input				±0.16		%FSR
Gain error	GE	At differential input				±0.09		%
		At single input				±0.1		%
Reference voltage	REF+					AVREF		V
	REF-					AVss		V
Analog input voltage	Vain2	In high-accuracy mode OFF			0		REF+	V
		In high-accuracy mode ON			0.1REF+		0.9REF+	V

16-bit $\Delta\Sigma$ -type A/D Converter Characteristics

(TA = -40 to +85°C, 2.7 V \leq AVREF \leq VDD \leq 5.5 V, Vss = AVss = 0 V)

Notes 1. The conversion time can be calculated by using the following expression, based on the sampling clock (fvp) and set resolution (N bits).

Conversion time = $2^N / f_{VP}$

- 2. These values apply when the high-accuracy mode is set to be on during differential input, or when the high-accuracy mode is set to be off during single input.
- **3.** The characteristics of resolutions (N bits) other than those stated as conditions in the integral linearity error (ILE2) and differential linearity error (DLE2) columns can be calculated by using the following expressions.
 - During differential input ILE2 in N-bit resolution = ILE2 in 14-bit resolution $\times 2^{(N-14)}$ DLE2 in N-bit resolution = DLE2 in 14-bit resolution $\times 2^{(N-14)}$
 - During single input I_{LE2} in N-bit resolution = I_{LE2} in 12-bit resolution $\times 2^{(N-12)}$ D_{LE2} in N-bit resolution = D_{LE2} in 12-bit resolution $\times 2^{(N-12)}$
- **Remark** In the 16-bit $\Delta\Sigma$ -type A/D converter characteristics, the approximation line is defined by the least-squares method.