



#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

### Details

Product Status	Active
Core Processor	8051
Core Size	8-Bit
Speed	50MHz
Connectivity	EBI/EMI, I <sup>2</sup> C, LINbus, SPI, UART/USART
Peripherals	CapSense, DMA, POR, PWM, WDT
Number of I/O	62
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	512 x 8
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	1.71V ~ 5.5V
Data Converters	A/D 16x12b; D/A 1x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-TQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/cy8c3244axi-153

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong





#### Figure 4-2. Interrupt Processing Timing Diagram

### Notes

- 1: Interrupt triggered asynchronous to the clock
- 2: The PEND bit is set on next active clock edge to indicate the interrupt arrival
- 3: POST bit is set following the PEND bit
- 4: Interrupt request and the interrupt number sent to CPU core after evaluation priority (Takes 3 clocks)
- 5: ISR address is posted to CPU core for branching
- 6: CPU acknowledges the interrupt request
- 7: ISR address is read by CPU for branching
- 8, 9: PEND and POST bits are cleared respectively after receiving the IRA from core
- 10: IRA bit is cleared after completing the current instruction and starting the instruction execution from ISR location (Takes 7 cycles)
- 11: IRC is set to indicate the completion of ISR, Active int. status is restored with previous status

#### The total interrupt latency (ISR execution)

- = POST + PEND + IRQ + IRA + Completing current instruction and branching
- = 1+1+1+2+7 cycles
- = 12 cycles



### Figure 5-2. 8051 Internal Data Space

0x00	4 Ponko P	0 D7 Each				
0x1F	4 Banks, RU-R7 Each					
0x20	Bit-Addres	Pit Addrosophia Area				
0x2F	BIL-Addressable Area					
0x30		and with Stock Space				
	(direct and indirect addressing)					
0x7F						
0x80						
	Upper Core RAM Shared	SFR				
	with Stack Space	Special Function Registers				
0xFF	(indirect addressing)	(unect addressing)				

In addition to the register or bit address modes used with the lower 48 bytes, the lower 128 bytes can be accessed with direct or indirect addressing. With direct addressing mode, the upper 128 bytes map to the SFRs. With indirect addressing mode, the upper 128 bytes map to RAM. Stack operations use indirect addressing; the 8051 stack space is 256 bytes. See the "Addressing Modes" section on page 13

### 5.7.3 SFRs

The special function register (SFR) space provides access to frequently accessed registers. The memory map for the SFR memory space is shown in Table 5-4.

### Table 5-4. SFR Map

Address	0/8	1/9	2/A	3/B	4/C	5/D	6/E	7/F
0×F8	SFRPRT15DR	SFRPRT15PS	SFRPRT15SEL	-	-	-	-	-
0×F0	В	-	SFRPRT12SEL	-	-	-	-	-
0×E8	SFRPRT12DR	SFRPRT12PS	MXAX	-	-	-	-	-
0×E0	ACC	-	-	-	-	-	-	-
0×D8	SFRPRT6DR	SFRPRT6PS	SFRPRT6SEL	-	-	-	-	-
0×D0	PSW	-	-	-	-	-	-	-
0×C8	SFRPRT5DR	SFRPRT5PS	SFRPRT5SEL	-	-	-	-	-
0×C0	SFRPRT4DR	SFRPRT4PS	SFRPRT4SEL	-	-	-	-	-
0×B8	-	-	-	-	-	-	-	-
0×B0	SFRPRT3DR	SFRPRT3PS	SFRPRT3SEL	-	-	-	-	-
0×A8	IE	-	-	-	-	-	-	-
0×A0	P2AX	-	SFRPRT1SEL	-	-	-	-	-
0×98	SFRPRT2DR	SFRPRT2PS	SFRPRT2SEL	-	-	-	-	-
0×90	SFRPRT1DR	SFRPRT1PS	-	DPX0		DPX1	-	-
0×88	-	SFRPRT0PS	SFRPRT0SEL	-	-	-	-	-
0×80	SFRPRT0DR	SP	DPL0	DPH0	DPL1	DPH1	DPS	-

The CY8C32 family provides the standard set of registers found on industry standard 8051 devices. In addition, the CY8C32 devices add SFRs to provide direct access to the I/O ports on the device. The following sections describe the SFRs added to the CY8C32 family.

#### 5.7.3.1 XData Space Access SFRs

The 8051 core features dual DPTR registers for faster data transfer operations. The data pointer select SFR, DPS, selects which data pointer register, DPTR0 or DPTR1, is used for the following instructions:

- MOVX @DPTR, A
- MOVX A, @DPTR
- MOVC A, @A+DPTR
- JMP @A+DPTR
- INC DPTR
- MOV DPTR, #data16

The extended data pointer SFRs, DPX0, DPX1, MXAX, and P2AX, hold the most significant parts of memory addresses during access to the xdata space. These SFRs are used only with the MOVX instructions.

During a MOVX instruction using the DPTR0/DPTR1 register, the most significant byte of the address is always equal to the contents of DPX0/DPX1.

During a MOVX instruction using the R0 or R1 register, the most significant byte of the address is always equal to the contents of MXAX, and the next most significant byte is always equal to the contents of P2AX.

### 5.7.3.2 I/O Port SFRs

The I/O ports provide digital input sensing, output drive, pin interrupts, connectivity for analog inputs and outputs, LCD, and access to peripherals through the DSI. Full information on I/O ports is found in I/O System and Routing on page 37.





I/O ports are linked to the CPU through the PHUB and are also available in the SFRs. Using the SFRs allows faster access to a limited set of I/O port registers, while using the PHUB allows boot configuration and access to all I/O port registers.

Each SFR supported I/O port provides three SFRs:

- SFRPRTxDR sets the output data state of the port (where x is port number and includes ports 0 6, 12 and 15).
- The SFRPRTxSEL selects whether the PHUB PRTxDR register or the SFRPRTxDR controls each pin's output buffer within the port. If a SFRPRTxSEL[y] bit is high, the corresponding SFRPRTxDR[y] bit sets the output state for that pin. If a SFRPRTxSEL[y] bit is low, the corresponding PRTxDR[y] bit sets the output state of the pin (where y varies from 0 to 7).
- The SFRPRTxPS is a read only register that contains pin state values of the port pins.

#### 5.7.4 xdata Space

The 8051 xdata space is 24-bit, or 16 MB in size. The majority of this space is not "external"—it is used by on-chip components. See Table 5-5. External, that is, off-chip, memory can be accessed using the EMIF. See External Memory Interface on page 26.

Address Range	Purpose
0×00 0000 – 0×00 1FFF	SRAM
0×00 4000 – 0×00 42FF	Clocking, PLLs, and oscillators
0×00 4300 – 0×00 43FF	Power management
0×00 4400 – 0×00 44FF	Interrupt controller
0×00 4500 – 0×00 45FF	Ports interrupt control
0×00 4700 – 0×00 47FF	Flash programming interface
0×00 4800 – 0×00 48FF	Cache controller
0×00 4900 – 0×00 49FF	I <sup>2</sup> C controller
0×00 4E00 – 0×00 4EFF	Decimator
0×00 4F00 – 0×00 4FFF	Fixed timer/counter/PWMs
0×00 5000 – 0×00 51FF	I/O ports control
0×00 5400 – 0×00 54FF	External Memory Interface (EMIF) control registers
0×00 5800 – 0×00 5FFF	Analog Subsystem interface
0×00 6000 – 0×00 60FF	USB controller
0×00 6400 – 0×00 6FFF	UDB Working Registers
0×00 7000 – 0×00 7FFF	PHUB configuration
0×00 8000 – 0×00 8FFF	EEPROM
0×01 0000 – 0×01 FFFF	Digital Interconnect configuration
0×05 0220 – 0×05 02F0	Debug controller
0×08 0000 – 0×08 1FFF	Flash ECC bytes
0×80 0000 – 0×FF FFFF	External Memory Interface

#### Table 5-5. XDATA Data Address Map

# 6. System Integration

### 6.1 Clocking System

The clocking system generates, divides, and distributes clocks throughout the PSoC system. For the majority of systems, no external crystal is required. The IMO and PLL together can generate up to a 50 MHz clock, accurate to  $\pm 2$  percent over voltage and temperature. Additional internal and external clock sources allow each design to optimize accuracy, power, and cost. Any of the clock sources can be used to generate other clock frequencies in the 16-bit clock dividers and UDBs for anything the user wants, for example a UART baud rate generator.

Clock generation and distribution is automatically configured through the PSoC Creator IDE graphical interface. This is based on the complete system's requirements. It greatly speeds the design process. PSoC Creator allows you to build clocking systems with minimal input. You can specify desired clock frequencies and accuracies, and the software locates or builds a clock that meets the required specifications. This is possible because of the programmability inherent in PSoC.

Key features of the clocking system include:

- Seven general purpose clock sources
  - □ 3- to 24-MHz IMO, ±2 percent at 3 MHz
  - □ 4- to 25-MHz external crystal oscillator (MHzECO)
  - Clock doubler provides a doubled clock frequency output for the USB block, see USB Clock Domain on page 31
  - DSI signal from an external I/O pin or other logic
  - 24- to 50- MHz fractional PLL sourced from IMO, MHzECO, or DSI
  - I-kHz, 33-kHz, 100-kHz ILO for watchdog timer (WDT) and sleep timer
  - 32.768-kHz external crystal oscillator (kHzECO) for RTC
- IMO has a USB mode that auto locks to the USB bus clock requiring no external crystal for USB. (USB equipped parts only)
- Independently sourced clock in all clock dividers
- Eight 16-bit clock dividers for the digital system
- Four 16-bit clock dividers for the analog system
- Dedicated 16-bit divider for the bus clock
- Dedicated 4-bit divider for the CPU clock
- Automatic clock configuration in PSoC Creator





Figure 6-6. Application of Boost Converter powering PSoC device

All components and values are required

The boost converter may also generate a supply that is not used directly by the PSoC device. An example of this use case is boosting a 1.8 V supply to 4.0 V to drive a white LED. If the boost converter is not supplying the PSoC devices  $V_{DDA}$ ,  $V_{DDD}$ , and V<sub>DDIO</sub> it must comply with the same design rules as supplying the PSoC device, but with a change to the bulk capacitor requirements. A parallel arrangement 22 µF, 1.0 µF, and 0.1 µF capacitors are all required on the Vout supply and must be placed within 1 cm of the VBOOST pin to ensure regulator stability.

Figure 6-7. Application of Boost Converter not powering PSoC device



All components and values are required

The switching frequency is set to 400 kHz using an oscillator integrated into the boost converter. The boost converter can be operated in two different modes: active and standby. Active mode is the normal mode of operation where the boost regulator actively generates a regulated output voltage. In standby mode, most boost functions are disabled, thus reducing power consumption of the boost circuit. Only minimal power is provided, typically < 5 µA to power the PSoC device in Sleep mode. The



The term **device reset** indicates that the processor as well as analog and digital peripherals and registers are reset.

A reset status register shows some of the resets or power voltage monitoring interrupts. The program may examine this register to detect and report certain exception conditions. This register is cleared after a power-on reset. For details see the Technical Reference Manual.

#### 6.3.1 Reset Sources

- 6.3.1.1 Power Voltage Level Monitors
- IPOR Initial Power-on Reset

At initial power on, IPOR monitors the power voltages VDDD, VDDA, VCCD, and VCCA. The trip level is not precise. It is set to approximately 1 volt, which is below the lowest specified operating voltage but high enough for the internal circuits to be reset and to hold their reset state. The monitor generates a reset pulse that is at least 150 ns wide. It may be much wider if one or more of the voltages ramps up slowly.

After boot, the IPOR circuit is disabled and voltage supervision is handed off to the precise low-voltage reset (PRES) circuit.

PRES – Precise Low Voltage Reset

This circuit monitors the outputs of the analog and digital internal regulators after power up. The regulator outputs are compared to a precise reference voltage. The response to a PRES trip is identical to an IPOR reset.

In normal operating mode, the program cannot disable the digital PRES circuit. The analog regulator can be disabled, which also disables the analog portion of the PRES. The PRES circuit is disabled automatically during sleep and hibernate modes, with one exception: During sleep mode the regulators are periodically activated (buzzed) to provide supervisory services and to reduce wakeup time. At these times the PRES circuit is also buzzed to allow periodic voltage monitoring.

ALVI, DLVI, AHVI – Analog/Digital Low Voltage Interrupt, Analog High Voltage Interrupt

Interrupt circuits are available to detect when VDDA and VDDD go outside a voltage range. For AHVI, VDDA is compared to a fixed trip level. For ALVI and DLVI, VDDA and VDDD are compared to trip levels that are programmable, as listed in Table 6-5. ALVI and DLVI can also be configured to generate a device reset instead of an interrupt.

Table 6-5. Analog/Digital Low Voltage Interrupt, Analog High Voltage Interrupt

Interrupt	Supply	Normal Voltage Range	Available Trip Settings
DLVI	VDDD	1.71 V – 5.5 V	1.70 V – 5.45 V in 250 mV increments
ALVI	VDDA	1.71 V – 5.5 V	1.70 V – 5.45 V in 250 mV increments
AHVI	VDDA	1.71 V – 5.5 V	5.75 V

The monitors are disabled until after IPOR. During sleep mode these circuits are periodically activated (buzzed). If an interrupt occurs during buzzing then the system first enters its wake up sequence. The interrupt is then recognized and may be serviced. The buzz frequency is adjustable, and should be set to be less than the minimum time that any voltage is expected to be out of range. For details on how to adjust the buzz frequency, see the TRM.

#### 6.3.1.2 Other Reset Sources

XRES – External Reset

PSoC 3 has either a single GPIO pin that is configured as an external reset or a dedicated XRES pin. Either the dedicated XRES pin or the GPIO pin, if configured, holds the part in reset while held active (low). The response to an XRES is the same as to an IPOR reset.

After XRES has been deasserted, at least 10  $\mu s$  must elapse before it can be reasserted.

The external reset is active low. It includes an internal pull-up resistor. XRES is active during sleep and hibernate modes.

SRES – Software Reset

A reset can be commanded under program control by setting a bit in the software reset register. This is done either directly by the program or indirectly by DMA access. The response to a SRES is the same as after an IPOR reset.

Another register bit exists to disable this function.

WRES – Watchdog Timer Reset

The watchdog reset detects when the software program is no longer being executed correctly. To indicate to the watchdog timer that it is running correctly, the program must periodically reset the timer. If the timer is not reset before a user-specified amount of time, then a reset is generated.

**Note** IPOR disables the watchdog function. The program must enable the watchdog function at an appropriate point in the code by setting a register bit. When this bit is set, it cannot be cleared again except by an IPOR power-on reset event.

### 6.4 I/O System and Routing

PSoC I/Os are extremely flexible. Every GPIO has analog and digital I/O capability. All I/Os have a large number of drive modes, which are set at POR. PSoC also provides up to four individual I/O voltage domains through the VDDIO pins.

There are two types of I/O pins on every device; those with USB provide a third type. Both GPIO and Special I/O (SIO) provide similar digital functionality. The primary differences are their analog capability and drive strength. Devices that include USB also provide two USBIO pins that support specific USB functionality as well as limited GPIO capability.

All I/O pins are available for use as digital inputs and outputs for both the CPU and digital peripherals. In addition, all I/O pins can generate an interrupt. The flexible and advanced capabilities of the PSoC I/O, combined with any signal to any pin routability, greatly simplify circuit design and board layout. All GPIO pins can be used for analog input, CapSense, and LCD segment drive, while SIO pins are used for voltages in excess of VDDA and for programmable output voltages.

- Features supported by both GPIO and SIO:
  - User programmable port reset state
- Separate I/O supplies and voltages for up to four groups of I/O
- Digital peripherals use DSI to connect the pins



### 6.4.1 Drive Modes

Each GPIO and SIO pin is individually configurable into one of the eight drive modes listed in Table 6-6. Three configuration bits are used for each pin (DM[2:0]) and set in the PRTxDM[2:0] registers. Figure 6-12 depicts a simplified pin view based on each of the eight drive modes. Table 6-6 shows the I/O pin's drive state based on the port data register value or digital array signal if bypass mode is selected. Note that the actual I/O pin voltage is determined by a combination of the selected drive mode and the load at the pin. For example, if a GPIO pin is configured for resistive pull-up mode and driven high while the pin is floating, the voltage measured at the pin is a high logic state. If the same GPIO pin is externally tied to ground then the voltage unmeasured at the pin is a low logic state.

#### Figure 6-12. Drive Mode



The 'Out' connection is driven from either the Digital System (when the Digital Output terminal is connected) or the Data Register (when HW connection is disabled). The 'in' connection drives the Pin State register, and the Digital System if the Digital Input terminal is enabled and connected. The 'An' connection connects to the Analog System.

#### Table 6-6. Drive Modes

Diagram	Drive Mode	PRTxDM2	PRTxDM1	PRTxDM0	PRTxDR = 1	PRTxDR = 0
0	High impedence analog	0	0	0	High Z	High Z
1	High Impedance digital	0	0	1	High Z	High Z
2	Resistive pull-up <sup>[12]</sup>	0	1	0	Res High (5K)	Strong Low
3	Resistive pull-down <sup>[12]</sup>	0	1	1	Strong High	Res Low (5K)
4	Open drain, drives low	1	0	0	High Z	Strong Low
5	Open drain, drive high	1	0	1	Strong High	High Z
6	Strong drive	1	1	0	Strong High	Strong Low
7	Resistive pull-up and pull-down <sup>[12]</sup>	1	1	1	Res High (5K)	Res Low (5K)



### 6.4.13 SIO as Comparator

This section applies only to SIO pins. The adjustable input level feature of the SIOs as explained in the Adjustable Input Level section can be used to construct a comparator. The threshold for the comparator is provided by the SIO's reference generator. The reference generator has the option to set the analog signal routed through the analog global line as threshold for the comparator. Note that a pair of SIO pins share the same threshold.

The digital input path in Figure 6-10 on page 40 illustrates this functionality. In the figure, 'Reference level' is the analog signal routed through the analog global. The hysteresis feature can also be enabled for the input buffer of the SIO, which increases noise immunity for the comparator.

#### 6.4.14 Hot Swap

This section applies only to SIO pins. SIO pins support 'hot swap' capability to plug into an application without loading the signals that are connected to the SIO pins even when no power is applied to the PSoC device. This allows the unpowered PSoC to maintain a high impedance load to the external device while also preventing the PSoC from being powered through a SIO pin's protection diode.

Powering the device up or down while connected to an operational  $I^2C$  bus may cause transient states on the SIO pins. The overall  $I^2C$  bus design should take this into account.

#### 6.4.15 Over Voltage Tolerance

All I/O pins provide an over voltage tolerance feature at any operating VDD.

- There are no current limitations for the SIO pins as they present a high impedance load to the external circuit where VDDIO < VIN ≤ 5.5 V.
- The GPIO pins must be limited to 100 µA using a current limiting resistor. GPIO pins clamp the pin voltage to approximately one diode above the VDDIO supply where VDDIO < VIN < VDDA.</p>
- In case of a GPIO pin configured for analog input/output, the analog voltage on the pin must not exceed the VDDIO supply voltage to which the GPIO belongs.

A common application for this feature is connection to a bus such as I<sup>2</sup>C where different devices are running from different supply voltages. In the I<sup>2</sup>C case, the PSoC chip is configured into the Open Drain, Drives Low mode for the SIO pin. This allows an external pull-up to pull the I<sup>2</sup>C bus voltage above the PSoC pin supply. For example, the PSoC chip could operate at 1.8 V, and an external device could run from 5 V. Note that the SIO pin's V<sub>IH</sub> and V<sub>IL</sub> levels are determined by the associated V<sub>DDIO</sub> supply pin.

The SIO pin must be in one of the following modes: 0 (high impedance analog), 1 (high impedance digital), or 4 (open drain drives low). See Figure 6-12 for details. Absolute maximum ratings for the device must be observed for all I/O pins.

### 6.4.16 Reset Configuration

While reset is active all I/Os are reset to and held in the High Impedance Analog state. After reset is released, the state can be reprogrammed on a port-by-port basis to pull-down or pull-up. To ensure correct reset operation, the port reset configuration data is stored in special nonvolatile registers. The stored reset data is automatically transferred to the port reset configuration registers at reset release.

### 6.4.17 Low-Power Functionality

In all low-power modes the I/O pins retain their state until the part is awakened and changed or reset. To awaken the part, use a pin interrupt, because the port interrupt logic continues to function in all low-power modes.

#### 6.4.18 Special Pin Functionality

Some pins on the device include additional special functionality in addition to their GPIO or SIO functionality. The specific special function pins are listed in Pinouts on page 6. The special features are:

- Digital
  - 4- to 25- MHz crystal oscillator
  - □ 32.768-kHz crystal oscillator
  - Wake from sleep on I<sup>2</sup>C address match. Any pin can be used for I<sup>2</sup>C if wake from sleep is not required.
  - JTAG interface pins
  - SWD interface pins
  - SWV interface pins
  - External reset
- Analog
  - High current IDAC output
  - External reference inputs

#### 6.4.19 JTAG Boundary Scan

The device supports standard JTAG boundary scan chains on all I/O pins for board level test.



### 7.2.3.2 Clock Generation

Each subcomponent block of a UDB including the two PLDs, the datapath, and Status and Control, has a clock selection and control block. This promotes a fine granularity with respect to allocating clocking resources to UDB component blocks and allows unused UDB resources to be used by other functions for maximum system efficiency.

### 7.3 UDB Array Description

Figure 7-7 shows an example of a 16 UDB array. In addition to the array core, there are a DSI routing interfaces at the top and bottom of the array. Other interfaces that are not explicitly shown include the system interfaces for bus and clock distribution. The UDB array includes multiple horizontal and vertical routing channels each comprised of 96 wires. The wire connections to UDBs, at horizontal/vertical intersection and at the DSI interface are highly permutable providing efficient automatic routing in PSoC Creator. Additionally the routing allows wire by wire segmentation along the vertical and horizontal routing to further increase routing flexibility and capability.

### Figure 7-7. Digital System Interface Structure



### 7.3.1 UDB Array Programmable Resources

Figure 7-8 shows an example of how functions are mapped into a bank of 16 UDBs. The primary programmable resources of the UDB are two PLDs, one datapath and one status/control register. These resources are allocated independently, because they have independently selectable clocks, and therefore unused blocks are allocated to other unrelated functions. An example of this is the 8-bit Timer in the upper left corner of the array. This function only requires one datapath in the UDB, and therefore the PLD resources may be allocated to another function. A function such as a Quadrature Decoder may require more PLD logic than one UDB can supply and in this case can utilize the unused PLD blocks in the 8-bit Timer UDB. Programmable resources in the UDB array are generally homogeneous so functions can be mapped to arbitrary boundaries in the array.

#### Figure 7-8. Function Mapping Example in a Bank of UDBs



# 7.4 DSI Routing Interface Description

The DSI routing interface is a continuation of the horizontal and vertical routing channels at the top and bottom of the UDB array core. It provides general purpose programmable routing between device peripherals, including UDBs, I/Os, analog peripherals, interrupts, DMA and fixed function peripherals.

Figure 7-9 illustrates the concept of the digital system interconnect, which connects the UDB array routing matrix with other device peripherals. Any digital core or fixed function peripheral that needs programmable routing is connected to this interface.

Signals in this category include:

- Interrupt requests from all digital peripherals in the system.
- DMA requests from all digital peripherals in the system.
- Digital peripheral data signals that need flexible routing to I/Os.
- Digital peripheral data signals that need connections to UDBs.
- Connections to the interrupt and DMA controllers.
- Connection to I/O pins.
- Connection to analog system digital signals.



# 8. Analog Subsystem

The analog programmable system creates application specific combinations of both standard and advanced analog signal processing blocks. These blocks are then interconnected to each other and also to any pin on the device, providing a high level of design flexibility and IP security. The features of the analog subsystem are outlined here to provide an overview of capabilities and architecture.

Flexible, configurable analog routing architecture provided by analog globals, analog mux bus, and analog local buses.

- High resolution delta-sigma ADC.
- One 8-bit DAC that provides either voltage or current output.
- Two comparators with optional connection to configurable LUT outputs.
- CapSense subsystem to enable capacitive touch sensing.
- Precision reference for generating an accurate analog voltage for internal analog blocks.



### Figure 8-1. Analog Subsystem Block Diagram

The PSoC Creator software program provides a user friendly interface to configure the analog connections between the GPIO and various analog resources and connections from one analog resource to another. PSoC Creator also provides component libraries that allow you to configure the various analog blocks to perform application specific functions. The tool also generates API interface libraries that allow you to write firmware that allows the communication between the analog peripheral and CPU/Memory.





# 9. Programming, Debug Interfaces, Resources

PSoC devices include extensive support for programming, testing, debugging, and tracing both hardware and firmware. Three interfaces are available: JTAG, SWD, and SWV. JTAG and SWD support all programming and debug features of the device. JTAG also supports standard JTAG scan chains for board level test and chaining multiple JTAG devices to a single JTAG connection.

For more information on PSoC 3 Programming, refer to the PSoC<sup>®</sup> 3 Device Programming Specifications.

Complete Debug on Chip (DoC) functionality enables full device debugging in the final system using the standard production device. It does not require special interfaces, debugging pods, simulators, or emulators. Only the standard programming connections are required to fully support debug.

The PSoC Creator IDE software provides fully integrated programming and debug support for PSoC devices. The low cost MiniProg3 programmer and debugger is designed to provide full programming and debug support of PSoC devices in conjunction with the PSoC Creator IDE. PSoC JTAG, SWD, and SWV interfaces are fully compatible with industry standard third party tools.

All DOC circuits are disabled by default and can only be enabled in firmware. If not enabled, the only way to reenable them is to erase the entire device, clear flash protection, and reprogram the device with new firmware that enables DOC. Disabling DOC features, robust flash protection, and hiding custom analog and digital functionality inside the PSoC device provide a level of security not possible with multichip application solutions. Additionally, all device interfaces can be permanently disabled (Device Security) for applications concerned about phishing attacks due to a maliciously reprogrammed device. Permanently disabling interfaces is not recommended in most applications because you cannot access the device later. Because all programming, debug, and test interfaces are disabled when Device Security is enabled, PSoCs with Device Security enabled may not be returned for failure analysis.

#### Table 9-1. Debug Configurations

Debug and Trace Configuration	GPIO Pins Used
All debug and trace disabled	0
JTAG	4 or 5
SWD	2
SWV	1
SWD + SWV	3

### 9.1 JTAG Interface

The IEEE 1149.1 compliant JTAG interface exists on four or five pins (the nTRST pin is optional). The JTAG interface is used for programming the flash memory, debugging, I/O scan chains, and JTAG device chaining.

PSoC 3 has certain timing requirements to be met for entering programming mode through the JTAG interface. Due to these timing requirements, not all standard JTAG programmers, or standard JTAG file formats such as SVF or STAPL, can support PSoC 3 programming. The list of programmers that support PSoC 3 programming is available at

http://www.cypress.com/go/programming.

The JTAG clock frequency can be up to 14 MHz, or 1/3 of the CPU clock frequency for 8 and 16-bit transfers, or 1/5 of the CPU clock frequency for 32-bit transfers. By default, the JTAG pins are enabled on new devices but the JTAG interface can be disabled, allowing these pins to be used as GPIO instead.



# 11. Electrical Specifications

Specifications are valid for –40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C and T<sub>J</sub>  $\leq$  100 °C, except where noted. Specifications are valid for 1.71 V to 5.5 V, except where noted. The unique flexibility of the PSoC UDBs and analog blocks enable many functions to be implemented in PSoC Creator components, see the component datasheets for full AC/DC specifications of individual functions. See the "Example Peripherals" section on page 45 for further explanation of PSoC Creator components.

### 11.1 Absolute Maximum Ratings

Table 11-1. Absolute Maximum Ratings DC Specifications <sup>1</sup>	mum Ratings DC Specifications <sup>[15]</sup>
---	---

Parameter	Description	Conditions	Min	Тур	Max	Units
V <sub>DDA</sub>	Analog supply voltage relative to V <sub>SSA</sub>		-0.5	-	6	V
V <sub>DDD</sub>	Digital supply voltage relative to $V_{SSD}$		-0.5	_	6	V
V <sub>DDIO</sub>	I/O supply voltage relative to $V_{SSD}$		-0.5	-	6	V
V <sub>CCA</sub>	Direct analog core voltage input		-0.5	-	1.95	V
V <sub>CCD</sub>	Direct digital core voltage input		-0.5	-	1.95	V
V <sub>SSA</sub>	Analog ground voltage		V <sub>SSD</sub> –0.5	_	V <sub>SSD</sub> + 0.5	V
V <sub>GPIO</sub> <sup>[16]</sup>	DC input voltage on GPIO	Includes signals sourced by $V_{DDA}$ and routed internal to the pin	V <sub>SSD</sub> –0.5	-	V <sub>DDIO</sub> + 0.5	V
V <sub>SIO</sub>	DC input voltage on SIO	Output disabled	V <sub>SSD</sub> –0.5	-	7	V
		Output enabled	V <sub>SSD</sub> –0.5	-	6	V
V <sub>IND</sub>	Voltage at boost converter input		0.5	-	5.5	V
V <sub>BAT</sub>	Boost converter supply		V <sub>SSD</sub> –0.5	-	5.5	V
I <sub>VDDIO</sub>	Current per V <sub>DDIO</sub> supply pin		-	-	100	mA
I <sub>GPIO</sub>	GPIO current		-30	_	41	mA
I <sub>SIO</sub>	SIO current		-49	_	28	mA
IUSBIO	USBIO current		-56	-	59	mA
VEXTREF	ADC external reference inputs	Pins P0[3], P3[2]	-	_	2	V
LU	Latch up current <sup>[17]</sup>		-140	-	140	mA
ESD	Electrostatic discharge voltage,	V <sub>SSA</sub> tied to V <sub>SSD</sub>	2200	-	_	V
LODHBW	Human body model	$V_{SSA}$ not tied to $V_{SSD}$	750	-	_	V
ESD <sub>CDM</sub>	Electrostatic discharge voltage, Charge device model		500	_	-	V

Notes

15. Usage above the absolute maximum conditions listed in Table 11-1 may cause permanent damage to the device. Exposure to Absolute Maximum conditions for extended periods of time may affect device reliability. The Maximum Storage Temperature is 150 °C in compliance with JEDEC Standard JESD22-A103, High Temperature Storage Life. When used below Absolute Maximum conditions but above normal operating conditions, the device may not operate to specification.

16. The V<sub>DDIO</sub> supply voltage must be greater than the maximum voltage on the associated GPIO pins. Maximum voltage on GPIO pin ≤ V<sub>DDIO</sub> ≤ V<sub>DDA</sub>. 17. Meets or exceeds JEDEC Spec EIA/JESD78 IC Latch-up Test.



Figure 11-42. VDAC INL vs Temperature, 1 V Mode



Figure 11-44. VDAC Full Scale Error vs Temperature, 1 V Mode



Figure 11-46. VDAC Operating Current vs Temperature, 1V Mode, Low speed mode



Figure 11-43. VDAC DNL vs Temperature, 1 V Mode



Figure 11-45. VDAC Full Scale Error vs Temperature, 4 V Mode



Figure 11-47. VDAC Operating Current vs Temperature, 1 V Mode, High speed mode





# **11.6 Digital Peripherals**

Specifications are valid for –40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C and T<sub>J</sub>  $\leq$  100 °C, except where noted. Specifications are valid for 1.71 V to 5.5 V, except where noted.

### 11.6.1 Timer

The following specifications apply to the Timer/Counter/PWM peripheral in timer mode. Timers can also be implemented in UDBs; for more information, see the Timer component datasheet in PSoC Creator.

### Table 11-33. Timer DC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
	Block current consumption	16-bit timer, at listed input clock frequency	-	_	-	μA
	3 MHz		-	15	_	μA
	12 MHz		-	60	_	μA
	50 MHz		-	260	-	μA

### Table 11-34. Timer AC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
	Operating frequency		DC	-	50.01	MHz
	Capture pulse width (Internal)		21	_	_	ns
	Capture pulse width (external)		42	-	-	ns
	Timer resolution		21	_	-	ns
	Enable pulse width		21	_	_	ns
	Enable pulse width (external)		42	-	-	ns
	Reset pulse width		21	_	-	ns
	Reset pulse width (external)		42	_	_	ns

# 11.6.2 Counter

The following specifications apply to the Timer/Counter/PWM peripheral, in counter mode. Counters can also be implemented in UDBs; for more information, see the Counter component datasheet in PSoC Creator.

### Table 11-35. Counter DC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
	Block current consumption	16-bit counter, at listed input clock frequency	-	-	_	μA
	3 MHz		_	15	-	μA
	12 MHz		-	60	_	μA
	50 MHz		_	260	_	μA

### Table 11-36. Counter AC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
	Operating frequency		DC	-	50.01	MHz
	Capture pulse		21	-	-	ns
	Resolution		21	-	-	ns
	Pulse width		21	-	-	ns
	Pulse width (external)		42	-	-	ns
	Enable pulse width		21	-	-	ns
	Enable pulse width (external)		42	-	-	ns
	Reset pulse width		21	-	-	ns
	Reset pulse width (external)		42	-	-	ns



### 11.6.6 USB

### Table 11-43. USB DC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
V <sub>USB_5</sub>	Device supply (V <sub>DDD</sub> ) for USB operation	USB configured, USB regulator enabled	4.35	-	5.25	V
V <sub>USB_3.3</sub>		USB configured, USB regulator bypassed	3.15	-	3.6	V
V <sub>USB_3</sub>		USB configured, USB regulator bypassed <sup>[54]</sup>	2.85	-	3.6	V
IUSB_Configured	Device supply current in device active	V <sub>DDD</sub> = 5 V, F <sub>CPU</sub> = 1.5 MHz	_	10	-	mA
	mode, bus clock and IMO = 24 MHz	V <sub>DDD</sub> = 3.3 V, F <sub>CPU</sub> = 1.5 MHz	_	8	-	mA
IUSB_Suspended	Device supply current in device sleep mode	V <sub>DDD</sub> = 5 V, connected to USB host, PICU configured to wake on USB resume signal	_	0.5	-	mA
		V <sub>DDD</sub> = 5 V, disconnected from USB host	_	0.3	-	mA
		V <sub>DDD</sub> = 3.3 V, connected to USB host, PICU configured to wake on USB resume signal	-	0.5	-	mA
	V <sub>DDD</sub> = 3.3 V, disconnected from USB host	_	0.3	-	mA	

### 11.6.7 Universal Digital Blocks (UDBs)

PSoC Creator provides a library of pre-built and tested standard digital peripherals (UART, SPI, LIN, PRS, CRC, timer, counter, PWM, AND, OR, and so on) that are mapped to the UDB array. See the component datasheets in PSoC Creator for full AC/DC specifications, APIs, and example code.

### Table 11-44. UDB AC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
Datapath Per	formance					
F <sub>MAX_TIMER</sub>	Maximum frequency of 16-bit timer in a UDB pair		-	_	50.01	MHz
F <sub>MAX_ADDER</sub>	Maximum frequency of 16-bit adder in a UDB pair		-	_	50.01	MHz
F <sub>MAX_CRC</sub>	Maximum frequency of 16-bit CRC/PRS in a UDB pair		-	_	50.01	MHz
PLD Perform	ance					
F <sub>MAX_PLD</sub>	Maximum frequency of a two-pass PLD function in a UDB pair		-	_	50.01	MHz
Clock to Outp	but Performance					
t <sub>CLK_OUT</sub>	Propagation delay for clock in to data out, see Figure 11-52 on page 99.	25 °C, $V_{DDD} \ge 2.7 V$	-	20	25	ns
t <sub>CLK_OUT</sub>	Propagation delay for clock in to data out, see Figure 11-52 on page 99.	Worst-case placement, routing, and pin selection	-	-	55	ns

Note 54. Rise/fall time matching (TR) not guaranteed, see USB Driver AC Specifications on page 83.





Figure 11-54. Synchronous Write and Read Cycle Timing, No Wait States

Table 11-54. Synchronous Write and Read Timing Specifications <sup>11</sup>	ead Timing Specifications
---	---------------------------

Parameter	Description	Conditions	Min	Тур	Max	Units
Fbus_clock	Bus clock frequency <sup>[60]</sup>		-	-	33	MHz
Tbus_clock	Bus clock period <sup>[61]</sup>		30.3	_	_	ns
Twr_Setup	Time from EM_data valid to rising edge of EM_Clock		Tbus_clock – 10	_	_	ns
Trd_setup	Time that EM_data must be valid before rising edge of EM_OE		5	_	_	ns
Trd_hold	Time that EM_data must be valid after rising edge of EM_OE		5	_	-	ns

Notes

- 59. Based on device characterization (Not production tested).
  60. EMIF signal timings are limited by GPIO frequency limitations. See "GPIO" section on page 76.
  61. EMIF output signals are generally synchronized to bus clock, so EMIF signal timings are dependent on bus clock frequency.



### 11.8.3 Interrupt Controller

### Table 11-61. Interrupt Controller AC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
	Delay from interrupt signal input to ISR code execution from ISR code	Includes worse case completion of longest instruction DIV with 6 cycles	-	-	25	Tcy CPU

### 11.8.4 JTAG Interface





|--|

Parameter	Description	Conditions	Min	Тур	Max	Units
f_TCK	TCK frequency	$3.3 \text{ V} \leq \text{V}_{DDD} \leq 5 \text{ V}$	-	-	14 <sup>[66]</sup>	MHz
		$1.71 \text{ V} \le \text{V}_{\text{DDD}} < 3.3 \text{ V}$	-	-	7 <sup>[66]</sup>	MHz
T_TDI_setup	TDI setup before TCK high		(T/10)-5	-	-	ns
T_TMS_setup	TMS setup before TCK high		T/4	_	-	
T_TDI_hold	TDI, TMS hold after TCK high	T = 1/f_TCK max	T/4	_	-	
T_TDO_valid	TCK low to TDO valid	T = 1/f_TCK max	-	-	2T/5	
T_TDO_hold	TDO hold after TCK high	T = 1/f_TCK max	T/4	-	_	

Notes

65. Based on device characterization (Not production tested).
 66. f\_TCK must also be no more than 1/3 CPU clock frequency.



### 11.9.4 kHz External Crystal Oscillator

# Table 11-71. kHzECO DC Specifications<sup>[72]</sup>

Parameter	Description	Conditions	Min	Тур	Max	Units
I <sub>CC</sub>	Operating current	Low-power mode; CL = 6 pF	_	0.25	1.0	μA
DL	Drive level		_	_	1	μW

### Table 11-72. kHzECO AC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
F	Frequency		-	32.768	_	kHz
T <sub>ON</sub>	Startup time	High power mode	-	1	_	S

### 11.9.5 External Clock Reference

# Table 11-73. External Clock Reference AC Specifications<sup>[72]</sup>

Parameter	Description	Conditions	Min	Тур	Max	Units
	External frequency range		0	-	33	MHz
	Input duty cycle range	Measured at V <sub>DDIO</sub> /2	30	50	70	%
	Input edge rate	V <sub>IL</sub> to V <sub>IH</sub>	0.5	_	_	V/ns

### 11.9.6 Phase–Locked Loop

### Table 11-74. PLL DC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
I <sub>DD</sub>	PLL operating current	In = 3 MHz, Out = 24 MHz	_	200	_	μA

### Table 11-75. PLL AC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
Fpllin	PLL input frequency <sup>[73]</sup>		1	_	48	MHz
	PLL intermediate frequency <sup>[74]</sup>	Output of prescaler	1	-	3	MHz
Fpllout	PLL output frequency <sup>[73]</sup>		24	-	50	MHz
	Lock time at startup		-	_	250	μs
Jperiod-rms	Jitter (rms) <sup>[72]</sup>		_	_	250	ps

Notes

72. Based on device characterization (Not production tested).
73. This specification is guaranteed by testing the PLL across the specified range using the IMO as the source for the PLL.
74. PLL input divider, Q, must be set so that the input frequency is divided down to the intermediate frequency range. Value for Q ranges from 1 to 16.



## 12.1 Part Numbering Conventions

PSoC 3 devices follow the part numbering convention described here. All fields are single character alphanumeric (0, 1, 2, ..., 9, A, B, ..., Z) unless stated otherwise.

CY8Cabcdefg-xxx

a: Architecture ■ ef: Package code B 3: PSoC 3 Two character alphanumeric □ 5: PSoC 5 AX: TQFP LT: QFN b: Family group within architecture □ PV: SSOP □ 2: CY8C32 family □ FN: CSP □ 4: CY8C34 family ■ g: Temperature range □ 6: CY8C36 family ■ 8: CY8C38 family C: commercial I: industrial c: Speed grade A: automotive □ 4: 50 MHz xxx: Peripheral set □ 6: 67 MHz D Three character numeric d: Flash capacity D No meaning is associated with these three characters. □ 4: 16 KB 🛛 5: 32 KB **a** 6: 64 KB CY8C 3 2 4 6 P V I - x x x Example Cypress Prefix 3: PSoC 3 Architecture 2: CY8C32 Family Family Group within Architecture 4: 50 MHz Speed Grade -6: 64 KB Flash Capacity -

PV: SSOP Package Code \_\_\_\_\_\_\_

Tape and reel versions of these devices are available and are marked with a "T" at the end of the part number.

All devices in the PSoC 3 CY8C32 family comply to RoHS-6 specifications, demonstrating the commitment by Cypress to lead-free products. Lead (Pb) is an alloying element in solders that has resulted in environmental concerns due to potential toxicity. Cypress uses nickel-palladium-gold (NiPdAu) technology for the majority of leadframe-based packages.

A high level review of the Cypress Pb-free position is available on our website. Specific package information is also available. Package Material Declaration Datasheets (PMDDs) identify all substances contained within Cypress packages. PMDDs also confirm the absence of many banned substances. The information in the PMDDs will help Cypress customers plan for recycling or other "end of life" requirements.









Description Title: PSoC <sup>®</sup> 3: CY8C32 Family Data Sheet Programmable System-on-Chip (PSoC <sup>®</sup> ) (continued) Document Number: 001-56955							
Revision	ECN	Submission Date	Orig. of Change	Description of Change			
*0	3732521	09/03/2012	MKEA	Replaced I <sub>DDDR</sub> and I <sub>DDAR</sub> specs in Table 11-2, "DC Specifications," on page 68 that were dropped out in *M revision. Updated Table 11-19, "12-bit Delta-sigma ADC DC Specifications," on page 84, I <sub>DD 12</sub> Max value from 1.4 to 1.95 mA Replaced PSoC <sup>®</sup> 3 Programming AN62391 with TRM in footnote #55 and Section Table 9., "Programming, Debug Interfaces, Resources," on page 62 Removed Figure 11-8 (Efficiency vs Vout) Removed 62-MHz sub-row in Table 11-2, "DC Specifications," on page 68 Updated conditions for Storage Temperature in Table 11-1, "Absolute Maximum Ratings DC Specifications[15]," on page 67 Updated conditions and min values for NVL data retention time in Table 11-50, "NVL AC Specifications," on page 100 Updated Table 11-67, "ILO DC Specifications," on page 109. Removed the pruned part CY8C3245LTI-129 from the "Ordering Information" section on page 111. Updated PSoC 3 boost circuit value throughout the document. Updated package diagram 51-85061 to *F revision.			
*P	3922905	03/06/2013	MKEA	Updated I <sub>DD_XX</sub> parameters under Table 11-19, "12-bit Delta-sigma ADC DC Specifications," on page 84. Updated I2C section and updated GPIO and SIO DC specification tables.			
*Q	4064707	07/18/2013	MKEA	Added USB test ID in Features. Updated schematic in Section 2 Added paragraph for device reset warning in Section 5.4. Added NVL bit for DEBUG_EN in Section 5.5. Updated UDB PLD array diagram in Section 7.2.1. Changed Tstartup specs in Section 11.2.1. Changed GPIO rise and fall time specs in Section 11.4. Added IMO spec condition: pre-assembly in Section 11.9.1. Added Appendix for CSP package (preliminary)			
*R	4118845	09/10/2013	MKEA	Removed T <sub>STG</sub> spec and added note clarifying the maximum storage temperature range in Table 11-1. Updated Vos spec conditions and TCVos in Table 11-19. Updated 100-TQFP package diagram.			
*S	4188568	11/14/2013	MKEA	Updated delta-sigma Vos spec conditions. Added SIO Comparator specifications.			
*T	4218210	12/12/2013	MKEA	Integrated 72-pin CSP package information in the datasheet.			
*U	4385782	05/21/2014	MKEA	Updated General Description and Features. Added More Information and PSoC Creator sections. Updated 100-pin TQFP package diagram.			
*V	4708125	03/31/2015	MKEA	Added INL4 and DNL4 specs in VDAC DC specs. Updated Fig 6-11. Added second note after Fig 6-4. Added a reference to Fig 6-1 in Section 6.1.1 and Section 6.1.2 Updated Section 6.2.2. Added Section 7.7.1. Updated Boost specifications.			
*W	4807497	06/23/2015	MKEA	Added reference to code examples in More Information. Updated typ value of T <sub>WRITE</sub> from 2 to 10 in EEPROM AC specs table. Changed "Device supply for USB operation" to "Device supply (VDDD) for USB operation" in USB DC Specifications. Clarified power supply sequencing and margin for VDDA and VDDD. Updated Serial Wire Debug Interface with limitations of debugging on Port 15. Updated Section 11.7.5. Updated Delta-sigma ADC DC Specifications.			