

#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

·XF

| Product Status             | Active  |
|----------------------------|---|
| Core Processor             | 8051  |
| Core Size                  | 8-Bit   |
| Speed                      | 50MHz   |
| Connectivity               | EBI/EMI, I²C, LINbus, SPI, UART/USART, USB                                  |
| Peripherals                | CapSense, DMA, LCD, POR, PWM, WDT   |
| Number of I/O              | 38  |
| Program Memory Size        | 64KB (64K x 8)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | 2K x 8  |
| RAM Size                   | 8K x 8  |
| Voltage - Supply (Vcc/Vdd) | 1.71V ~ 5.5V  |
| Data Converters            | A/D 16x12b; D/A 1x8b  |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 85°C (TA)   |
| Mounting Type              | Surface Mount   |
| Package / Case             | 48-VFQFN Exposed Pad  |
| Supplier Device Package    | 48-QFN (7x7)  |
| Purchase URL               | https://www.e-xfl.com/product-detail/infineon-technologies/cy8c3246lti-125t |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong





#### 4.3.1.5 Program Branching Instructions

The 8051 supports a set of conditional and unconditional jump instructions that help to modify the program execution flow. Table 4-5 shows the list of jump instructions.

#### Table 4-5. Jump Instructions

| Mnemonic             | Description  | Bytes | Cycles |
|----------------------|--|-------|--------|
| ACALL addr11         | Absolute subroutine call                                     | 2     | 4      |
| LCALL addr16         | Long subroutine call   | 3     | 4      |
| RET                  | Return from subroutine                                       | 1     | 4      |
| RETI                 | Return from interrupt  | 1     | 4      |
| AJMP addr11          | Absolute jump  | 2     | 3      |
| LJMP addr16          | Long jump  | 3     | 4      |
| SJMP rel             | Short jump (relative address)                                | 2     | 3      |
| JMP @A + DPTR        | Jump indirect relative to DPTR                               | 1     | 5      |
| JZ rel               | Jump if accumulator is zero                                  | 2     | 4      |
| JNZ rel              | Jump if accumulator is nonzero                               | 2     | 4      |
| CJNE A, Direct, rel  | Compare direct byte to accumulator and jump if not equal     | 3     | 5      |
| CJNE A, #data, rel   | Compare immediate data to accumulator and jump if not equal  | 3     | 4      |
| CJNE Rn, #data, rel  | Compare immediate data to register and jump if not equal     | 3     | 4      |
| CJNE @Ri, #data, rel | Compare immediate data to indirect RAM and jump if not equal | 3     | 5      |
| DJNZ Rn,rel          | Decrement register and jump if not zero                      | 2     | 4      |
| DJNZ Direct, rel     | Decrement direct byte and jump if not zero                   | 3     | 5      |
| NOP                  | No operation   | 1     | 1      |

#### 4.4 DMA and PHUB

The PHUB and the DMA controller are responsible for data transfer between the CPU and peripherals, and also data transfers between peripherals. The PHUB and DMA also control device configuration during boot. The PHUB consists of:

- A central hub that includes the DMA controller, arbiter, and router
- Multiple spokes that radiate outward from the hub to most peripherals

There are two PHUB masters: the CPU and the DMA controller. Both masters may initiate transactions on the bus. The DMA channels can handle peripheral communication without CPU intervention. The arbiter in the central hub determines which DMA channel is the highest priority if there are multiple requests.

# 4.4.1 PHUB Features

- CPU and DMA controller are both bus masters to the PHUB
- Eight Multi-layer AHB Bus parallel access paths (spokes) for peripheral access

- Simultaneous CPU and DMA access to peripherals located on different spokes
- Simultaneous DMA source and destination burst transactions on different spokes
- Supports 8, 16, 24, and 32-bit addressing and data

#### Table 4-6. PHUB Spokes and Peripherals

| PHUB Spokes | Peripherals   |
|-------------|---|
| 0           | SRAM  |
| 1           | IOs, PICU, EMIF   |
| 2           | PHUB local configuration, Power manager,<br>Clocks, IC, SWV, EEPROM, Flash<br>programming interface |
| 3           | Analog interface and trim, Decimator  |
| 4           | USB, USB, I <sup>2</sup> C, Timers, Counters, and PWMs  |
| 5           | Reserved  |
| 6           | UDBs group 1  |
| 7           | UDBs group 2  |



#### Figure 6-5. Power Mode Transitions



#### 6.2.1.1 Active Mode

Active mode is the primary operating mode of the device. When in active mode, the active configuration template bits control which available resources are enabled or disabled. When a resource is disabled, the digital clocks are gated, analog bias currents are disabled, and leakage currents are reduced as appropriate. User firmware can dynamically control subsystem power by setting and clearing bits in the active configuration template. The CPU can disable itself, in which case the CPU is automatically reenabled at the next wakeup event.

When a wakeup event occurs, the global mode is always returned to active, and the CPU is automatically enabled, regardless of its template settings. Active mode is the default global power mode upon boot.

#### 6.2.1.2 Alternate Active Mode

Alternate Active mode is very similar to Active mode. In alternate active mode, fewer subsystems are enabled, to reduce power consumption. One possible configuration is to turn off the CPU and flash, and run peripherals at full speed.

#### 6.2.1.3 Sleep Mode

Sleep mode reduces power consumption when a resume time of 15  $\mu$ s is acceptable. The wake time is used to ensure that the regulator outputs are stable enough to directly enter active mode.

#### 6.2.1.4 Hibernate Mode

In hibernate mode nearly all of the internal functions are disabled. Internal voltages are reduced to the minimal level to keep vital systems alive. Configuration state is preserved in hibernate mode and SRAM memory is retained. GPIOs configured as digital outputs maintain their previous values and external GPIO pin interrupt settings are preserved. The device can only return from hibernate mode in response to an external I/O interrupt. The resume time from hibernate mode is less than 100 µs.

To achieve an extremely low current, the hibernate regulator has limited capacity. This limits the frequency of any signal present on the input pins - no GPIO should toggle at a rate greater than 10 kHz while in hibernate mode. If pins must be toggled at a high rate while in a low power mode, use sleep mode instead.

#### 6.2.1.5 Wakeup Events

Wakeup events are configurable and can come from an interrupt or device reset. A wakeup event restores the system to active mode. Firmware enabled interrupt sources include internally generated interrupts, power supervisor, central timewheel, and I/O interrupts. Internal interrupt sources can come from a variety of peripherals, such as analog comparators and UDBs. The central timewheel provides periodic interrupts to allow the system to wake up, poll peripherals, or perform real-time functions. Reset event sources include the external reset I/O pin (XRES), WDT, and Precision Reset (PRES).

#### 6.2.2 Boost Converter

Applications that use a supply voltage of less than 1.71 V, such as solar panels or single cell battery supplies, may use the on-chip boost converter to generate a minimum of 1.8 V supply voltage. The boost converter may also be used in any system that requires a higher operating voltage than the supply provides such as driving 5.0 V LCD glass in a 3.3 V system. With the addition of an inductor, Schottky diode, and capacitors, it produces a selectable output voltage sourcing enough current to operate the PSoC and other on-board components.

The boost converter accepts an input voltage V<sub>BAT</sub> from 0.5 V to 3.6 V, and can start up with V<sub>BAT</sub> as low as 0.5 V. The converter provides a user configurable output voltage of 1.8 to 5.0 V (V<sub>OUT</sub>) in 100 mV increments. V<sub>BAT</sub> is typically less than V<sub>OUT</sub>; if V<sub>BAT</sub> is greater than or equal to V<sub>OUT</sub>, then V<sub>OUT</sub> will be slightly less than V<sub>BAT</sub> due to resistive losses in the boost converter. The block can deliver up to 50 mA (I<sub>BOOST</sub>) depending on configuration to both the PSoC device and external components. The sum of all current sinks in the design including the PSoC device, PSoC I/O pin loads, and external component loads must be less than the I<sub>BOOST</sub> specified maximum current.

Four pins are associated with the boost converter: VBAT, VSSB, VBOOST, and IND. The boosted output voltage is sensed at the VBOOST pin and must be connected directly to the chip's supply inputs, VDDA, VDDD, and VDDIO, if used to power the PSoC device.

The boost converter requires four components in addition to those required in a non-boost design, as shown in Figure 6-6 on page 35. A 22-µF capacitor (CBAT) is required close to the VBAT pin to provide local bulk storage of the battery voltage and provide regulator stability. A diode between the battery and VBAT pin should not be used for reverse polarity protection because the diodes forward voltage drop reduces the  $\ensuremath{\mathsf{V}_{\mathsf{BAT}}}$  voltage. Between the VBAT and IND pins, an inductor of 4.7 µH, 10 µH, or 22 µH is required. The inductor value can be optimized to increase the boost converter efficiency based on input voltage, output voltage, temperature, and current. Inductor size is determined by following the design guidance in this section and the electrical specifications. The inductor must be placed within 1 cm of the VBAT and IND pins and have a minimum saturation current of 750 mA. Between the IND and VBOOST pins, place a Schottky diode within 1 cm of the pins. This diode shall have a forward current rating of at least 1.0 A and a reverse voltage of at least 20 V. Connect a 22-µF bulk capacitor (CBOOST) close to VBOOST to provide regulator output stability. It is important to sum the total capacitance connected to the VBOOST pin and ensure the maximum CBOOST specification is not exceeded. All capacitors must be rated for a minimum of 10 V to minimize capacitive losses due to voltage de-rating.



- Input or output or both for CPU and DMA
- Eight drive modes
- Every pin can be an interrupt source configured as rising edge, falling edge or both edges. If required, level sensitive interrupts are supported through the DSI
- Dedicated port interrupt vector for each port
- Slew rate controlled digital output drive mode
- Access port control and configuration registers on either port basis or pin basis
- Separate port read (PS) and write (DR) data registers to avoid read modify write errors
- Special functionality on a pin by pin basis
- Additional features only provided on the GPIO pins:
  - LCD segment drive on LCD equipped devices
  - CapSense
  - Analog input and output capability
  - □ Continuous 100 µA clamp current capability

- Standard drive strength down to 1.7 V
- Additional features only provided on SIO pins:
  - Higher drive strength than GPIO
  - $\blacksquare$  Hot swap capability (5 V tolerance at any operating V\_{DD})
  - Programmable and regulated high input and output drive levels down to 1.2 V
  - No analog input, CapSense, or LCD capability
  - Overvoltage tolerance up to 5.5 V
  - □ SIO can act as a general purpose analog comparator
- USBIO features:
  - □ Full speed USB 2.0 compliant I/O
  - Highest drive strength for general purpose use
  - Input, output, or both for CPU and DMA
  - Input, output, or both for digital peripherals
  - Digital output (CMOS) drive mode
  - Each pin can be an interrupt source configured as rising edge, falling edge, or both edges



#### 7.1.4 Designing with PSoC Creator

#### 7.1.4.1 More Than a Typical IDE

A successful design tool allows for the rapid development and deployment of both simple and complex designs. It reduces or eliminates any learning curve. It makes the integration of a new design into the production stream straightforward.

PSoC Creator is that design tool.

PSoC Creator is a full featured Integrated Development Environment (IDE) for hardware and software design. It is optimized specifically for PSoC devices and combines a modern, powerful software development platform with a sophisticated graphical design tool. This unique combination of tools makes PSoC Creator the most flexible embedded design platform available.

Graphical design entry simplifies the task of configuring a particular part. You can select the required functionality from an extensive catalog of components and place it in your design. All components are parameterized and have an editor dialog that allows you to tailor functionality to your needs.

PSoC Creator automatically configures clocks and routes the I/O to the selected pins and then generates APIs to give the application complete control over the hardware. Changing the PSoC device configuration is as simple as adding a new component, setting its parameters, and rebuilding the project.

At any stage of development you are free to change the hardware configuration and even the target processor. To retarget your application (hardware and software) to new devices, even from 8- to 32-bit families, just select the new device and rebuild.

You also have the ability to change the C compiler and evaluate an alternative. Components are designed for portability and are validated against all devices, from all families, and against all supported tool chains. Switching compilers is as easy as editing the from the project options and rebuilding the application with no errors from the generated APIs or boot code.

#### 7.1.4.2 Component Catalog

The component catalog is a repository of reusable design elements that select device functionality and customize your PSoC device. It is populated with an impressive selection of content; from simple primitives such as logic gates and device registers, through the digital timers, counters and PWMs, plus analog components such as ADC and DAC, and communication protocols, such as  $I^2C$ , and USB. See Example Peripherals on page 45 for more details about available peripherals. All content is fully characterized and carefully documented in datasheets with code examples, AC/DC specifications, and user code ready APIs.

#### 7.1.4.3 Design Reuse

The symbol editor gives you the ability to develop reusable components that can significantly reduce future design time. Just draw a symbol and associate that symbol with your proven design. PSoC Creator allows for the placement of the new symbol anywhere in the component catalog along with the content provided by Cypress. You can then reuse your content as many times as you want, and in any number of projects, without ever having to revisit the details of the implementation.

#### 7.1.4.4 Software Development

Anchoring the tool is a modern, highly customizable user interface. It includes project management and integrated editors for C and assembler source code, as well the design entry tools.

Project build control leverages compiler technology from top commercial vendors such as ARM<sup>®</sup> Limited, Keil<sup>™</sup>, and CodeSourcery (GNU). Free versions of Keil C51 and GNU C Compiler (GCC) for ARM, with no restrictions on code size or end product distribution, are included with the tool distribution. Upgrading to more optimizing compilers is a snap with support for the professional Keil C51 product and ARM RealView<sup>™</sup> compiler.

#### 7.1.4.5 Nonintrusive Debugging

With JTAG (4-wire) and SWD (2-wire) debug connectivity available on all devices, the PSoC Creator debugger offers full control over the target device with minimum intrusion. Breakpoints and code execution commands are all readily available from toolbar buttons and an impressive lineup of windows—register, locals, watch, call stack, memory and peripherals—make for an unparalleled level of visibility into the system.

PSoC Creator contains all the tools necessary to complete a design, and then to maintain and extend that design for years to come. All steps of the design flow are carefully integrated and optimized for ease-of-use and to maximize productivity.



# 7.5 USB

PSoC includes a dedicated Full-Speed (12 Mbps) USB 2.0 transceiver supporting all four USB transfer types: control, interrupt, bulk, and isochronous. PSoC Creator provides full configuration support. USB interfaces to hosts through two dedicated USBIO pins, which are detailed in the "I/O System and Routing" section on page 37.

USB includes the following features:

- Eight unidirectional data endpoints
- One bidirectional control endpoint 0 (EP0)
- Shared 512-byte buffer for the eight data endpoints
- Dedicated 8-byte buffer for EP0
- Three memory modes
  - Manual Memory Management with No DMA Access
- Manual Memory Management with Manual DMA Access
   Automatic Memory Management with Automatic DMA Access
- Internal 3.3 V regulator for transceiver
- Internal 48 MHz main oscillator mode that auto locks to USB bus clock, requiring no external crystal for USB (USB equipped parts only)
- Interrupts on bus and each endpoint event, with device wakeup
- USB Reset, Suspend, and Resume operations
- Bus powered and self powered modes

#### Figure 7-14. USB



#### 7.6 Timers, Counters, and PWMs

The Timer/Counter/PWM peripheral is a 16-bit dedicated peripheral providing three of the most common embedded peripheral features. As almost all embedded systems use some combination of timers, counters, and PWMs. Four of them have been included on this PSoC device family. Additional and more advanced functionality timers, counters, and PWMs can also be instantiated in Universal Digital Blocks (UDBs) as required. PSoC Creator allows you to choose the timer, counter, and PWM features that they require. The tool set utilizes the most optimal resources available.

The Timer/Counter/PWM peripheral can select from multiple clock sources, with input and output signals connected through the DSI routing. DSI routing allows input and output connections to any device pin and any internal digital signal accessible through the DSI. Each of the four instances has a compare output, terminal count output (optional complementary compare output), and programmable interrupt request line. The Timer/Counter/PWMs are configurable as free running, one shot, or Enable input controlled. The peripheral has timer reset and capture inputs, and a kill input for control of the comparator outputs. The peripheral supports full 16-bit capture.

Timer/Counter/PWM features include:

- 16-bit Timer/Counter/PWM (down count only)
- Selectable clock source
- PWM comparator (configurable for LT, LTE, EQ, GTE, GT)
- Period reload on start, reset, and terminal count
- Interrupt on terminal count, compare true, or capture
- Dynamic counter reads
- Timer capture mode
- Count while enable signal is asserted mode
- Free run mode
- One Shot mode (stop at end of period)
- Complementary PWM outputs with deadband
- PWM output kill

#### Figure 7-15. Timer/Counter/PWM





# 8. Analog Subsystem

The analog programmable system creates application specific combinations of both standard and advanced analog signal processing blocks. These blocks are then interconnected to each other and also to any pin on the device, providing a high level of design flexibility and IP security. The features of the analog subsystem are outlined here to provide an overview of capabilities and architecture.

Flexible, configurable analog routing architecture provided by analog globals, analog mux bus, and analog local buses.

- High resolution delta-sigma ADC.
- One 8-bit DAC that provides either voltage or current output.
- Two comparators with optional connection to configurable LUT outputs.
- CapSense subsystem to enable capacitive touch sensing.
- Precision reference for generating an accurate analog voltage for internal analog blocks.



# Figure 8-1. Analog Subsystem Block Diagram

The PSoC Creator software program provides a user friendly interface to configure the analog connections between the GPIO and various analog resources and connections from one analog resource to another. PSoC Creator also provides component libraries that allow you to configure the various analog blocks to perform application specific functions. The tool also generates API interface libraries that allow you to write firmware that allows the communication between the analog peripheral and CPU/Memory.





# Figure 11-11. Efficiency vs V<sub>BAT</sub>, $L_{BOOST}$ = 4.7 $\mu$ H <sup>[35]</sup>

Figure 11-13. Efficiency vs V<sub>BAT</sub>, L<sub>BOOST</sub> = 22  $\mu$ H <sup>[35]</sup>



Figure 11-12. Efficiency vs  $V_{BAT}$ ,  $L_{BOOST}$  = 10  $\mu$ H <sup>[35]</sup>



Figure 11-14. V<sub>RIPPLE</sub> vs V<sub>BAT</sub> <sup>[35]</sup>



#### Note

35. Typical example. Actual values may vary depending on external component selection, PCB layout, and other design parameters.



#### Table 11-20. Delta-sigma ADC AC Specifications

| Parameter    | Description   | Conditions                                   | Min | Тур | Max    | Units   |
|--------------|---|--|-----|-----|--------|---------|
|              | Startup time  |  | -   | -   | 4      | Samples |
| THD          | Total harmonic distortion <sup>[48]</sup>                         | Buffer gain = 1, 12-bit,<br>Range = ±1.024 V | -   | -   | 0.0032 | %       |
| 12-Bit Resol | ution Mode  |  |     |     |        |         |
| SR12         | Sample rate, continuous, high power <sup>[48]</sup>               | Range = ±1.024 V, unbuffered                 | 4   | -   | 192    | ksps    |
| BW12         | Input bandwidth at max sample rate <sup>[48]</sup>                | Range = ±1.024 V, unbuffered                 | -   | 44  | -      | kHz     |
| SINAD12int   | Signal to noise ratio, 12-bit, internal reference <sup>[48]</sup> | Range = ±1.024 V, unbuffered                 | 66  | -   | -      | dB      |
| 8-Bit Resolu | tion Mode   |  |     |     |        |         |
| SR8          | Sample rate, continuous, high power <sup>[48]</sup>               | Range = ±1.024 V, unbuffered                 | 8   | -   | 384    | ksps    |
| BW8          | Input bandwidth at max sample rate <sup>[48]</sup>                | Range = ±1.024 V, unbuffered                 | _   | 88  | -      | kHz     |
| SINAD8int    | Signal to noise ratio, 8-bit, internal reference <sup>[48]</sup>  | Range = ±1.024 V, unbuffered                 | 43  | -   | -      | dB      |

Table 11-21. Delta-sigma ADC Sample Rates, Range = ±1.024 V

| Resolution, | Continuous |        | Multi- | Sample |
|-------------|------------|--------|--------|--------|
| Bits        | Min        | Max    | Min    | Max    |
| 8           | 8000       | 384000 | 1911   | 91701  |
| 9           | 6400       | 307200 | 1543   | 74024  |
| 10          | 5566       | 267130 | 1348   | 64673  |
| 11          | 4741       | 227555 | 1154   | 55351  |
| 12          | 4000       | 192000 | 978    | 46900  |

Figure 11-25. Delta-sigma ADC IDD vs sps, Range = ±1.024 V, Continuous Sample Mode, Input Buffer Bypassed



Note 48. Based on device characterization (Not production tested).



# 11.5.2 Voltage Reference

#### Table 11-22. Voltage Reference Specifications

#### See also ADC external reference specifications in Section 11.5.1.

| Parameter        | Description                 | Conditions                | Min         | Тур   | Мах         | Units |
|------------------|-----------------------------|---------------------------|-------------|-------|-------------|-------|
| V <sub>REF</sub> | Precision reference voltage | Initialtrimming,<br>25 °C | 1.014 (–1%) | 1.024 | 1.034 (+1%) | V     |

#### 11.5.3 Analog Globals

#### Table 11-23. Analog Globals Specifications

| Parameter | Description   | Conditions             | Min | Тур  | Max  | Units |
|-----------|---|------------------------|-----|------|------|-------|
| Rppag     | Resistance pin-to-pin through P2[4], AGL0, DSM INP, AGL1, P2[5] <sup>[49]</sup> | V <sub>DDA</sub> = 3 V | -   | 1472 | 2200 | Ω     |
| Rppmuxbus | Resistance pin-to-pin through P2[3], amuxbusL, P2[4] <sup>[49]</sup>            | V <sub>DDA</sub> = 3 V | -   | 706  | 1100 | Ω     |

#### 11.5.4 Comparator

#### Table 11-24. Comparator DC Specifications

| Parameter   | Description                                       | Conditions   | Min              | Тур | Max                        | Units |
|---|---|--|------------------|-----|----------------------------|-------|
|   | Input offset voltage in fast mode                 | Factory trim, $V_{DDA} > 2.7 V$ , $V_{IN} \ge 0.5 V$ | _                |     | 10                         | mV    |
|   | Input offset voltage in slow mode                 | Factory trim, $V_{IN} \ge 0.5 V$                     | -                |     | 9                          | mV    |
| Parameter<br>V <sub>OS</sub><br>V <sub>HYST</sub><br>V <sub>ICM</sub><br>CMRR<br>I <sub>CMP</sub> | Input offset voltage in fast mode <sup>[50]</sup> | Custom trim  | -                | -   | 4                          | mV    |
|   | Input offset voltage in slow mode <sup>[50]</sup> | Custom trim  | -                | _   | 4                          | mV    |
|   | Input offset voltage in ultra low-power mode      | V <sub>DDA</sub> ≤ 4.6 V                             | -                | ±12 | -                          | mV    |
| V <sub>HYST</sub>   | Hysteresis  | Hysteresis enable mode                               | -                | 10  | 32                         | mV    |
| V <sub>ICM</sub>  | Input common mode voltage                         | High current / fast mode                             | V <sub>SSA</sub> | -   | V <sub>DDA</sub>           | V     |
|   |   | Low current / slow mode                              | V <sub>SSA</sub> | -   | V <sub>DDA</sub>           | V     |
|   |   | Ultra low power mode $V_{DDA} \le 4.6 V$             | V <sub>SSA</sub> | -   | V <sub>DDA</sub> -<br>1.15 |       |
| CMRR  | Common mode rejection ratio                       |  | -                | 50  | -                          | dB    |
| I <sub>CMP</sub>  | High current mode/fast mode <sup>[51]</sup>       |  | -                | -   | 400                        | μA    |
|   | Low current mode/slow mode <sup>[51]</sup>        |  | -                | -   | 100                        | μA    |
|   | Ultra low-power mode <sup>[51]</sup>              | $V_{DDA} \le 4.6 V$                                  | _                | 6   | _                          | μA    |

# Table 11-25. Comparator AC Specifications

| Parameter | Description   | Conditions  | Min | Тур | Max | Units |
|-----------|---|---|-----|-----|-----|-------|
|           | Response time, high current mode <sup>[51]</sup>    | 50 mV overdrive, measured pin-to-pin                              | -   | 75  | 110 | ns    |
| Tresp     | Response time, low current mode <sup>[51]</sup>     | 50 mV overdrive, measured pin-to-pin                              | -   | 155 | 200 | ns    |
|           | Response time, ultra low-power mode <sup>[51]</sup> | 50 mV overdrive, measured<br>pin-to-pin, V <sub>DDA</sub> ≤ 4.6 V | -   | 55  | -   | μs    |

#### Notes

51. Based on device characterization (Not production tested).

 <sup>49.</sup> The resistance of the analog global and analog mux bus is high if V<sub>DDA</sub> ≤ 2.7 V, and the chip is in either sleep or hibernate mode. Use of analog global and analog mux bus under these conditions is not recommended
 50. The recommended procedure for using a custom trim value for the on-chip comparators can be found in the TRM.



Table 11-26. IDAC DC Specifications (continued)

| Parameter       | Description                 | Conditions   | Min | Тур | Max | Units |
|-----------------|-----------------------------|--|-----|-----|-----|-------|
| I <sub>DD</sub> | Operating current, code = 0 | Low speed mode, source mode,<br>range = 31.875 µA  | _   | 44  | 100 | μA    |
|                 |                             | Low speed mode, source mode, range = $255 \mu A$ , | -   | 33  | 100 | μA    |
|                 |                             | Low speed mode, source mode,<br>range = 2.04 mA    | _   | 33  | 100 | μA    |
|                 |                             | Low speed mode, sink mode,<br>range = 31.875 µA    | _   | 36  | 100 | μA    |
|                 |                             | Low speed mode, sink mode,<br>range = 255 μΑ       | _   | 33  | 100 | μA    |
|                 |                             | Low speed mode, sink mode,<br>range = 2.04 mA      | -   | 33  | 100 | μA    |
|                 |                             | High speed mode, source mode,<br>range = 31.875 μA | -   | 310 | 500 | μA    |
|                 |                             | High speed mode, source mode,<br>range = 255 μA    | -   | 305 | 500 | μA    |
|                 |                             | High speed mode, source mode,<br>range = 2.04 mA   | -   | 305 | 500 | μA    |
|                 |                             | High speed mode, sink mode,<br>range = 31.875 μA   | -   | 310 | 500 | μA    |
|                 |                             | High speed mode, sink mode,<br>range = 255 μA      | -   | 300 | 500 | μA    |
|                 |                             | High speed mode, sink mode,<br>range = 2.04 mA     | _   | 300 | 500 | μA    |

# Figure 11-26. IDAC INL vs Input Code, Range = 255 $\mu$ A, Source Mode











# 11.5.6 Voltage Digital to Analog Converter (VDAC)

See the VDAC component datasheet in PSoC Creator for full electrical specifications and APIs.

Unless otherwise specified, all charts and graphs show typical values.

# Table 11-28. VDAC DC Specifications

| Parameter        | Description                               | Conditions                        | Min | Тур  | Max  | Units     |
|------------------|---|-----------------------------------|-----|------|------|-----------|
|                  | Resolution                                |                                   | -   | 8    | -    | bits      |
| INL1             | Integral nonlinearity                     | 1 V scale                         | -   | ±2.1 | ±2.5 | LSB       |
| INL4             | Integral nonlinearity <sup>[52]</sup>     | 4 V scale                         | -   | ±2.1 | ±2.5 | LSB       |
| DNL1             | Differential nonlinearity                 | 1 V scale                         | -   | ±0.3 | ±1   | LSB       |
| DNL4             | Differential nonlinearity <sup>[52]</sup> | 4 V scale                         | -   | ±0.3 | ±1   | LSB       |
| Rout             | Output resistance                         | 1 V scale                         | -   | 4    | -    | kΩ        |
|                  |   | 4 V scale                         | -   | 16   | -    | kΩ        |
| V <sub>OUT</sub> | Output voltage range, code = 255          | 1 V scale                         | -   | 1.02 | -    | V         |
|                  |   | 4 V scale, V <sub>DDA</sub> = 5 V | -   | 4.08 | -    | V         |
|                  | Monotonicity                              |                                   | _   | _    | Yes  | -         |
| V <sub>OS</sub>  | Zero scale error                          |                                   | _   | 0    | ±0.9 | LSB       |
| Eg               | Gain error                                | 1 V scale                         | -   | -    | ±2.5 | %         |
|                  |   | 4 V scale                         | _   | _    | ±2.5 | %         |
| TC_Eg            | Temperature coefficient, gain error       | 1 V scale                         | _   | _    | 0.03 | %FSR / °C |
|                  |   | 4 V scale                         | -   | -    | 0.03 | %FSR/°C   |
| I <sub>DD</sub>  | Operating current                         | Low speed mode                    | -   | -    | 100  | μA        |
|                  |   | High speed mode                   | _   | _    | 500  | μA        |

# Figure 11-40. VDAC INL vs Input Code, 1 V Mode



# Figure 11-41. VDAC DNL vs Input Code, 1 V Mode



Note 52. Based on device characterization (Not production tested).



# Table 11-29. VDAC AC Specifications t

| Parameter        | Description                            | Conditions  | Min | Тур  | Max  | Units     |
|------------------|--|---|-----|------|------|-----------|
| F <sub>DAC</sub> | Update rate                            | 1 V scale   | -   | -    | 1000 | ksps      |
|                  |  | 4 V scale   | -   | -    | 250  | ksps      |
| TsettleP         | Settling time to 0.1%, step 25% to 75% | 1 V scale, Cload = 15 pF  | -   | 0.45 | 1    | μs        |
|                  |  | 4 V scale, Cload = 15 pF  | -   | 0.8  | 3.2  | μs        |
| TsettleN         | Settling time to 0.1%, step 75% to 25% | 1 V scale, Cload = 15 pF  | _   | 0.45 | 1    | μs        |
|                  |  | 4 V scale, Cload = 15 pF  | -   | 0.7  | 3    | μs        |
|                  | Voltage noise                          | Range = 1 V, High speed mode,<br>V <sub>DDA</sub> = 5 V, 10 kHz | 1   | 750  | -    | nV/sqrtHz |

# Figure 11-48. VDAC Step Response, Codes 0x40 - 0xC0, 1 V Mode, High speed mode, $V_{DDA} = 5 V$







Figure 11-49. VDAC Glitch Response, Codes 0x7F - 0x80, 1 V Mode, High speed mode,  $V_{\text{DDA}}$  = 5 V









# **11.6 Digital Peripherals**

Specifications are valid for –40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C and T<sub>J</sub>  $\leq$  100 °C, except where noted. Specifications are valid for 1.71 V to 5.5 V, except where noted.

#### 11.6.1 Timer

The following specifications apply to the Timer/Counter/PWM peripheral in timer mode. Timers can also be implemented in UDBs; for more information, see the Timer component datasheet in PSoC Creator.

#### Table 11-33. Timer DC Specifications

| Parameter | Description               | Conditions                                    | Min | Тур | Max | Units |
|-----------|---------------------------|---|-----|-----|-----|-------|
|           | Block current consumption | 16-bit timer, at listed input clock frequency | -   | -   | -   | μA    |
|           | 3 MHz                     |   | -   | 15  | _   | μA    |
|           | 12 MHz                    |   | -   | 60  | _   | μA    |
|           | 50 MHz                    |   | -   | 260 | -   | μA    |

# Table 11-34. Timer AC Specifications

| Parameter | Description                    | Conditions | Min | Тур | Max   | Units |
|-----------|--------------------------------|------------|-----|-----|-------|-------|
|           | Operating frequency            |            | DC  | -   | 50.01 | MHz   |
|           | Capture pulse width (Internal) |            | 21  | _   | _     | ns    |
|           | Capture pulse width (external) |            | 42  | -   | -     | ns    |
|           | Timer resolution               |            | 21  | _   | -     | ns    |
|           | Enable pulse width             |            | 21  | _   | _     | ns    |
|           | Enable pulse width (external)  |            | 42  | -   | -     | ns    |
|           | Reset pulse width              |            | 21  | _   | -     | ns    |
|           | Reset pulse width (external)   |            | 42  | _   | _     | ns    |

# 11.6.2 Counter

The following specifications apply to the Timer/Counter/PWM peripheral, in counter mode. Counters can also be implemented in UDBs; for more information, see the Counter component datasheet in PSoC Creator.

#### Table 11-35. Counter DC Specifications

| Parameter | Description               | Conditions                                      | Min | Тур | Max | Units |
|-----------|---------------------------|---|-----|-----|-----|-------|
|           | Block current consumption | 16-bit counter, at listed input clock frequency | -   | -   | _   | μA    |
|           | 3 MHz                     |   | -   | 15  | -   | μA    |
|           | 12 MHz                    |   | _   | 60  | _   | μA    |
|           | 50 MHz                    |   | _   | 260 | _   | μA    |

#### Table 11-36. Counter AC Specifications

| Parameter | Description                   | Conditions | Min | Тур | Max   | Units |
|-----------|-------------------------------|------------|-----|-----|-------|-------|
|           | Operating frequency           |            | DC  | -   | 50.01 | MHz   |
|           | Capture pulse                 |            | 21  | -   | -     | ns    |
|           | Resolution                    |            | 21  | -   | -     | ns    |
|           | Pulse width                   |            | 21  | -   | -     | ns    |
|           | Pulse width (external)        |            | 42  | -   | -     | ns    |
|           | Enable pulse width            |            | 21  | -   | -     | ns    |
|           | Enable pulse width (external) |            | 42  | -   | -     | ns    |
|           | Reset pulse width             |            | 21  | -   | -     | ns    |
|           | Reset pulse width (external)  |            | 42  | -   | -     | ns    |







Table 11-55. Synchronous Read Cycle Specifications

| Parameter | Description                       | Conditions          | Min     | Тур | Max | Units |
|-----------|-----------------------------------|---------------------|---------|-----|-----|-------|
| Т         | EMIF clock period <sup>[62]</sup> | $V_{DDA} \ge 3.3 V$ | 30.3    | _   | -   | ns    |
| Tcp/2     | EM_Clock pulse high               |                     | T/2     | -   | -   | ns    |
| Tceld     | EM_CEn low to EM_Clock high       |                     | 5       | -   | -   | ns    |
| Tcehd     | EM_Clock high to EM_CEn high      |                     | T/2 – 5 | -   | -   | ns    |
| Taddrv    | EM_Addr valid to EM_Clock high    |                     | 5       | -   | -   | ns    |
| Taddriv   | EM_Clock high to EM_Addr invalid  |                     | T/2 – 5 | -   | -   | ns    |
| Toeld     | EM_OEn low to EM_Clock high       |                     | 5       | -   | -   | ns    |
| Toehd     | EM_Clock high to EM_OEn high      |                     | Т       | -   | -   | ns    |
| Tds       | Data valid before EM_OEn high     |                     | T + 15  | -   | -   | ns    |
| Tadscld   | EM_ADSCn low to EM_Clock high     |                     | 5       | -   | -   | ns    |
| Tadschd   | EM_Clock high to EM_ADSCn high    |                     | T/2 – 5 | _   | -   | ns    |



# Figure 11-59. IMO Current vs. Frequency



# Table 11-66. IMO AC Specifications

| Parameter | Description                                 | Conditions                                   | Min   | Тур | Max  | Units |  |  |  |
|-----------|---|--|-------|-----|------|-------|--|--|--|
|           | IMO frequency stability (with factory trim) |  |       |     |      |       |  |  |  |
|           | 24 MHz – Non USB mode                       |  | -4    | -   | 4    | %     |  |  |  |
| E         | 24 MHz – USB mode                           | With oscillator locking to USB bus           | -0.25 | _   | 0.25 | %     |  |  |  |
| LINO      | 12 MHz                                      |  | -3    | _   | 3    | %     |  |  |  |
|           | 6 MHz                                       |  | -2    | -   | 2    | %     |  |  |  |
|           | 3 MHz                                       |  | -2    | -   | 2    | %     |  |  |  |
|           | Startup time <sup>[69]</sup>                | From enable (during normal system operation) | _     | -   | 13   | μs    |  |  |  |
|           | Jitter (peak to peak) <sup>[69]</sup>       |  |       |     |      |       |  |  |  |
| Јр-р      | F = 24 MHz                                  |  | _     | 0.9 | _    | ns    |  |  |  |
|           | F = 3 MHz                                   |  | _     | 1.6 | _    | ns    |  |  |  |
| Jperiod   | Jitter (long term) <sup>[69]</sup>          |  |       |     |      |       |  |  |  |
|           | F = 24 MHz                                  |  | -     | 0.9 | -    | ns    |  |  |  |
|           | F = 3 MHz                                   |  | _     | 12  | -    | ns    |  |  |  |

#### Figure 11-60. IMO Frequency Variation vs. Temperature



# Figure 11-61. IMO Frequency Variation vs. V<sub>CC</sub>



#### Note

69. Based on device characterization (Not production tested).



# 12.1 Part Numbering Conventions

PSoC 3 devices follow the part numbering convention described here. All fields are single character alphanumeric (0, 1, 2, ..., 9, A, B, ..., Z) unless stated otherwise.

CY8Cabcdefg-xxx

a: Architecture ■ ef: Package code □ 3: PSoC 3 Two character alphanumeric □ 5: PSoC 5 AX: TQFP LT: QFN b: Family group within architecture □ PV: SSOP □ 2: CY8C32 family □ FN: CSP □ 4: CY8C34 family ■ g: Temperature range □ 6: CY8C36 family ■ 8: CY8C38 family C: commercial I: industrial c: Speed grade A: automotive □ 4: 50 MHz xxx: Peripheral set □ 6: 67 MHz D Three character numeric d: Flash capacity D No meaning is associated with these three characters. □ 4: 16 KB 🛛 5: 32 KB **a** 6: 64 KB CY8C 3 2 4 6 P V I - x x x Example Cypress Prefix 3: PSoC 3 Architecture 2: CY8C32 Family Family Group within Architecture 4: 50 MHz Speed Grade -6: 64 KB Flash Capacity -

PV: SSOP Package Code \_\_\_\_\_\_\_

Tape and reel versions of these devices are available and are marked with a "T" at the end of the part number.

All devices in the PSoC 3 CY8C32 family comply to RoHS-6 specifications, demonstrating the commitment by Cypress to lead-free products. Lead (Pb) is an alloying element in solders that has resulted in environmental concerns due to potential toxicity. Cypress uses nickel-palladium-gold (NiPdAu) technology for the majority of leadframe-based packages.

A high level review of the Cypress Pb-free position is available on our website. Specific package information is also available. Package Material Declaration Datasheets (PMDDs) identify all substances contained within Cypress packages. PMDDs also confirm the absence of many banned substances. The information in the PMDDs will help Cypress customers plan for recycling or other "end of life" requirements.











NGTE: 1. JEDEC STD REF MS-026 2. BODY LENGTH DIMENSION DOES NOT INCLUDE MOLD PROTRUSION/END FLASH MOLD PROTRUSION/END FLASH SHALL NOT EXCEED 0.0098 in (0.25 mm) PER BODY LENGTH DIMENSIONS ARE MAX PLASTIC BODY SIZE INCLUDING MOLD M

MOLD PROTRUSION/END FLASH SHALL NOT EXCEED 0.0098 in (0.25 mm) PER SIDE BODY LENGTH DIMENSIONS ARE MAX PLASTIC BODY SIZE INCLUDING MOLD MISMATCH 3. DIMENSIONS IN MILLIMETERS



51-85048 \*J



# 17. Revision History

| Descript<br>Docume | Description Title: PSoC <sup>®</sup> 3: CY8C32 Family Data Sheet Programmable System-on-Chip (PSoC <sup>®</sup> )<br>Document Number: 001-56955 |                    |                    |  |  |  |  |  |
|--------------------|---|--------------------|--------------------|--|--|--|--|--|
| Revision           | ECN   | Submission<br>Date | Orig. of<br>Change | Description of Change  |  |  |  |  |
| **                 | 2796903   | 11/04/09           | MKEA               | New datasheet  |  |  |  |  |
| *A                 | 2824546   | 12/09/09           | MKEA               | Updated I2C section to reflect 1 Mbps. Updated Table 11-6 and 11-7 (Boost AC<br>and DC specs); also added Shottky Diode specs. Changed current for<br>sleep/hibernate mode to include SIO; Added footnote to analog global specs.<br>Updated Figures 1-1, 6-2, 7-14, and 8-1. Updated Table 6-2 and Table 6-3<br>(Hibernate and Sleep rows) and Power Modes section. Updated GPIO and SIO<br>AC specifications. Updated Gain error in IDAC and VDAC specifications. Updated<br>description of V <sub>DDA</sub> spec in Table 11-1 and removed GPIO Clamp Current<br>parameter. Updated number of UDBs on page 1.<br>Moved FILO from ILO DC to AC table.<br>Added PCB Layout and PCB Schematic diagrams.<br>Updated Fgpioout spec (Table 11-9). Added duty cycle frequency in PLL AC spec<br>table. Added note for Sleep and Hibernate modes and Active Mode specs in Table<br>11-2. Linked URL in Section 10.3 to PSoC Creator site.<br>Updated Ja and Jc values in Table 13-1. Updated Single Sample Mode and Fast<br>FIR Mode sections. Updated Input Resistance specification in Del-Sig ADC table.<br>Added Tio_init parameter. Updated PGA and UGB AC Specs. Removed SPC<br>ADC. Updated Boost Converter section.<br>Added section 'SIO as Comparator'; updated Hysteresis spec (differential mode)<br>in Table 11-10.<br>Updated V <sub>BAT</sub> condition and deleted Vstart parameter in Table 11-6.<br>Added 'Bytes' column for Tables 4-1 to 4-5. |  |  |  |  |
| *В                 | 2873322   | 02/04/10           | MKEA               | Changed maximum value of PPOR_TR to '1'. Updated V <sub>BIAS</sub> specification.<br>Updated PCB Schematic. Updated Figure 8-1 and Figure 6-3. Updated Interrupt<br>Vector table, Updated Sales links. Updated JTAG and SWD specifications.<br>Removed Jp-p and Jperiod from ECO AC Spec table. Added note on sleep timer<br>in Table 11-2. Updated ILO AC and DC specifications. Added Resolution<br>parameter in VDAC and IDAC tables. Updated I <sub>OUT</sub> typical and maximum values.<br>Changed Temperature Sensor range to -40 °C to +85 °C. Removed Latchup<br>specification from Table 11-1. Updated DAC details   |  |  |  |  |



| Description Title: PSoC <sup>®</sup> 3: CY8C32 Family Data Sheet Programmable System-on-Chip (PSoC <sup>®</sup> ) (continued)<br>Document Number: 001-56955 |         |                    |                    |   |  |  |  |  |
|---|---------|--------------------|--------------------|---|--|--|--|--|
| Revision  | ECN     | Submission<br>Date | Orig. of<br>Change | Description of Change   |  |  |  |  |
| *M  | 3645908 | 06/14/2012         | MKEA               | Added paragraph clarifying that to achieve low hibernate current, you must limit<br>the frequency of IO input signals.<br>Revised description of IPOR and clarified PRES term.<br>Changed footnote to state that all GPIO input voltages - not just analog voltages<br>- must be less than Vddio.<br>Updated 100-TQFP package drawing<br>Clarified description of opamp lout spec<br>Changed "compliant with I2C" to "compatible with I2C"<br>Updated 48-QFN package drawing<br>Changed reset status register description text to clarify that not all reset sources<br>are in the register<br>Updated example PCB layout figure<br>Removed text stating that FTW is a wakeup source<br>Changed supply ramp rate spec from 1 V/ns to 0.066 V/µs<br>Added "based on char" footnote to voltage monitors response time spec<br>Changed supply ramp rate spec from 1 V/ns to 0.066 V/µs<br>Added spec for ESDhbm for when Vssa and Vssd are separate<br>Added a statement about support for JTAG programmers and file formats<br>Changed text describing flash cache, and updated related text<br>Changed text and added figures describing Vddio source and sink<br>Added text describing flash cache, and updated related text<br>Changed text and added figures describing Vddio source and sink<br>Added text on adjustability of buzz frequency<br>Updated terminology for "master" and "system" clock<br>Deleted the text "debug operations are possible while the device is reset"<br>Deleted and updated text regarding SIO performance under certain power ramp<br>conditions<br>Removed from boost mention of 22 µH inductors. This included deleting some<br>graph figures.<br>Changed DAC high and low speed/power mode descriptions and conditions<br>Changed IMO startup time spec<br>Added text on XRES and PRES re-arm times<br>Added text about usage in externally regulated mode<br>Updated package diagram spec 001-45616 to "D revision.<br>Changed text describing SIO modes for overvoltage tolerance<br>Added text about usage in externally regulated mode<br>Updated package diagram spec 001-45616 to "D revision.<br>Changed text describing SIO modes for overvoltage tolerance<br>Added chip Idd specs for active and |  |  |  |  |
| *N  | 3648803 | 06/18/2012         | WKA/<br>MKEA       | No changes. EROS update.  |  |  |  |  |



# 18. Sales, Solutions, and Legal Information

#### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### Products

| cypress.com/go/automotive |
|---------------------------|
| cypress.com/go/clocks     |
| cypress.com/go/interface  |
| cypress.com/go/powerpsoc  |
| cypress.com/go/memory     |
| cypress.com/go/psoc       |
| cypress.com/go/touch      |
| cypress.com/go/USB        |
| cypress.com/go/wireless   |
|                           |

# **PSoC<sup>®</sup> Solutions**

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community Community | Forums | Blogs | Video | Training

Technical Support cypress.com/go/support

© Cypress Semiconductor Corporation, 2009-2016. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and ober countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software in binary code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 001-56955 Rev. \*Y

Revised June 27, 2016