



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	8051
Core Size	8-Bit
Speed	50MHz
Connectivity	EBI/EMI, I ² C, LINbus, SPI, UART/USART
Peripherals	CapSense, DMA, LCD, POR, PWM, WDT
Number of I/O	25
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	1.71V ~ 5.5V
Data Converters	A/D 16x12b; D/A 1x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-VFQFN Exposed Pad
Supplier Device Package	48-QFN (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/cy8c3246lti-162

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong





This enables the device to be powered directly from a single battery or solar cell. In addition, you can use the boost converter to generate other voltages required by the device, such as a 3.3-V supply for LCD glass drive. The boost's output is available on the V_{BOOST} pin, allowing other devices in the application to be powered from the PSoC.

PSoC supports a wide range of low-power modes. These include a 200-nA hibernate mode with RAM retention and a $1-\mu$ A sleep mode with RTC. In the second mode the optional 32.768-kHz watch crystal runs continuously and maintains an accurate RTC.

Power to all major functional blocks, including the programmable digital and analog peripherals, can be controlled independently by firmware. This allows low-power background processing when some peripherals are not in use. This, in turn, provides a total device current of only 1.2 mA when the CPU is running at 6 MHz, or 0.8 mA running at 3 MHz.

The details of the PSoC power modes are covered in the "Power System" section on page 31 of this datasheet.


PSoC uses JTAG (4-wire) or SWD (2-wire) interfaces for programming, debug, and test. The 1-wire SWV may also be used for "printf" style debugging. By combining SWD and SWV, you can implement a full debugging interface with just three pins. Using these standard interfaces enables you to debug or program the PSoC with a variety of hardware solutions from Cypress or third party vendors. PSoC supports on-chip break points and 4-KB instruction and data race memory for debug. Details of the programming, test, and debugging interfaces are discussed in the "Programming, Debug Interfaces, Resources" section on page 62 of this datasheet.

2. Pinouts

Each VDDIO pin powers a specific set of I/O pins. (The USBIOs are powered from VDDD.) Using the VDDIO pins, a single PSoC can support multiple voltage levels, reducing the need for off-chip level shifters. The black lines drawn on the pinout diagrams in Figure 2-3 through Figure 2-6, as well as Table 2-1, show the pins that are powered by each VDDIO.


Each VDDIO may source up to 100 mA total to its associated I/O pins, as shown in Figure 2-1.

Figure 2-1. VDDIO Current Limit



Conversely, for the 100-pin and 68-pin devices, the set of I/O pins associated with any VDDIO may sink up to 100 mA total, as shown in Figure 2-2.

Figure 2-2. I/O Pins Current Limit



For the 48-pin devices, the set of I/O pins associated with VDDIO0 plus VDDIO2 may sink up to 100 mA total. The set of I/O pins associated with VDDIO1 plus VDDIO3 may sink up to a total of 100 mA.



Figure 2-6. 100-pin TQFP Part Pinout




Table 2-1. VDDIO and Port Pin Associations

VDDIO	Port Pins
VDDIO0	P0[7:0], P4[7:0], P12[3:2]
VDDIO1	P1[7:0], P5[7:0], P12[7:6]
VDDIO2	P2[7:0], P6[7:0], P12[5:4], P15[5:4]
VDDIO3	P3[7:0], P12[1:0], P15[3:0]
VDDD	P15[7:6] (USB D+, D-)

Note 9. Pins are Do Not Use (DNU) on devices without USB. The pin must be left floating.



Table 2-2 shows the pinout for the 72-pin CSP package. Since there are four V_{DDIO} pins, the set of I/O pins associated with any V_{DDIO} may sink up to 100 mA total, same as for the 100-pin and 68-pin devices.

Table 2-2.	COD	Dinout
Table Z-Z.	LOP	Pinout

Ball	Name	Ball	Name	Ball	Name
G6	P2[5]	F1	VDDD	A5	VDDA
E5	P2[6]	E1	VSSD	A6	VSSD
F5	P2[7]	E2	VCCD	B6	P12[2]
J7	P12[4]	C1	P15[0]	C6	P12[3]
H6	P12[5]	C2	P15[1]	A7	P0[0]
J6	VSSB	D2	P3[0]	B7	P0[1]
J5	Ind	D3	P3[1]	B5	P0[2]
H5	VBOOST	D4	P3[2]	C5	P0[3]
J4	VBAT	D5	P3[3]	A8	VIO0
H4	VSSD	B4	P3[4]	D6	P0[4]
J3	XRES_N	B3	P3[5]	D7	P0[5]
H3	P1[0]	A1	VIO3	C7	P0[6]
G3	P1[1]	B2	P3[6]	C8	P0[7]
H2	P1[2]	A2	P3[7]	E8	VCCD
J2	P1[3]	C3	P12[0]	F8	VSSD
G4	P1[4]	C4	P12[1]	G8	VDDD
G5	P1[5]	E3	P15[2]	E7	P15[4]
J1	VIO1	E4	P15[3]	F7	P15[5]
F4	P1[6]	B1 ^[10]	NC	G7	P2[0]
F3	P1[7]	B8 ^[10]	NC	H7	P2[1]
H1	P12[6]	D1 ^[10]	NC	H8	P2[2]
G1	P12[7]	D8 ^[10]	NC	F6	P2[3]
G2	P15[6]	A3	VCCA	E6	P2[4]
F2	P15[7]	A4	VSSA	J8	VIO2

Figure 2-7 and Figure 2-8 show an example schematic and an example PCB layout, for the 100-pin TQFP part, for optimal analog performance on a two layer board.

- The two pins labeled VDDD must be connected together.
- The two pins labeled VCCD must be connected together, with capacitance added, as shown in Figure 2-7 and Power System on page 31. The trace between the two VCCD pins should be as short as possible.
- The two pins labeled VSSD must be connected together.

For information on circuit board layout issues for mixed signals, refer to the application note AN57821 - Mixed Signal Circuit Board Layout Considerations for PSoC® 3 and PSoC 5.



5. Memory

5.1 Static RAM

CY8C32 Static RAM (SRAM) is used for temporary data storage. Up to 8 KB of SRAM is provided and can be accessed by the 8051 or the DMA controller. See Memory Map on page 26. Simultaneous access of SRAM by the 8051 and the DMA controller is possible if different 4-KB blocks are accessed.

5.2 Flash Program Memory

Flash memory in PSoC devices provides nonvolatile storage for user firmware, user configuration data, bulk data storage, and optional ECC data. The main flash memory area contains up to 64 KB of user program space.

Up to an additional 8 KB of flash space is available for Error Correcting Codes (ECC). If ECC is not used this space can store device configuration data and bulk user data. User code may not be run out of the ECC flash memory section. ECC can correct one bit error and detect two bit errors per 8 bytes of firmware memory; an interrupt can be generated when an error is detected.

The CPU reads instructions located in flash through a cache controller. This improves instruction execution rate and reduces system power consumption by requiring less frequent flash access. The cache has 8 lines at 64 bytes per line for a total of 512 bytes. It is fully associative, automatically controls flash power, and can be enabled or disabled. If ECC is enabled, the cache controller also performs error checking and correction, and interrupt generation.

Flash programming is performed through a special interface and preempts code execution out of flash. The flash programming interface performs flash erasing, programming and setting code protection levels. Flash in-system serial programming (ISSP), typically used for production programming, is possible through both the SWD and JTAG interfaces. In-system programming, typically used for bootloaders, is also possible using serial interfaces such as I²C, USB, UART, and SPI, or any communications protocol.

5.3 Flash Security

All PSoC devices include a flexible flash-protection model that prevents access and visibility to on-chip flash memory. This prevents duplication or reverse engineering of proprietary code. Flash memory is organized in blocks, where each block contains 256 bytes of program or data and 32 bytes of ECC or configuration data. A total of up to 256 blocks is provided on 64-KB flash devices.

The device offers the ability to assign one of four protection levels to each row of flash. Table 5-1 lists the protection modes available. Flash protection levels can only be changed by performing a complete flash erase. The Full Protection and Field Upgrade settings disable external access (through a debugging tool such as PSoC Creator, for example). If your application requires code update through a boot loader, then use the Field Upgrade setting. Use the Unprotected setting only when no security is needed in your application. The PSoC device also offers an advanced security feature called Device Security which permanently disables all test, programming, and debug ports, protecting your application from external access (see the "Device Security" section on page 65). For more information about how to take full advantage of the security features in PSoC, see the PSoC 3 TRM.

Table 5-1. Flash Protection

Protection Setting	Allowed	Not Allowed
Unprotected	External read and write + internal read and write	-
Factory Upgrade	External write + internal read and write	External read
Field Upgrade	Internal read and write	External read and write
Full Protection	Internal read	External read and write + internal write

Disclaimer

Note the following details of the flash code protection features on Cypress devices.

Cypress products meet the specifications contained in their particular Cypress datasheets. Cypress believes that its family of products is one of the most secure families of its kind on the market today, regardless of how they are used. There may be methods, unknown to Cypress, that can breach the code protection features. Any of these methods, to our knowledge, would be dishonest and possibly illegal. Neither Cypress nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Cypress is willing to work with the customer who is concerned about the integrity of their code. Code protection is constantly evolving. We at Cypress are committed to continuously improving the code protection features of our products.

5.4 EEPROM

PSoC EEPROM memory is a byte-addressable nonvolatile memory. The CY8C32 has up to 2 KB of EEPROM memory to store user data. Reads from EEPROM are random access at the byte level. Reads are done directly; writes are done by sending write commands to an EEPROM programming interface. CPU code execution can continue from flash during EEPROM writes. EEPROM is erasable and writeable at the row level. The EEPROM is divided into 128 rows of 16 bytes each. The factory default values of all EEPROM bytes are 0.

Because the EEPROM is mapped to the 8051 xdata space, the CPU cannot execute out of EEPROM. There is no ECC hardware associated with EEPROM. If ECC is required it must be handled in firmware.

It can take as much as 20 milliseconds to write to EEPROM or flash. During this time the device should not be reset, or unexpected changes may be made to portions of EEPROM or flash. Reset sources (see Section 6.3.1) include XRES pin, software reset, and watchdog; care should be taken to make sure that these are not inadvertently activated. In addition, the low voltage detect circuits should be configured to generate an interrupt instead of a reset.



boost typically draws 250 μ A in active mode and 25 μ A in standby mode. The boost operating modes must be used in conjunction with chip power modes to minimize total power consumption. Table 6-4 lists the boost power modes available in different chip power modes.

Table 6-4. Chip and Boost Power Modes Compatibility

Chip Power Modes	Boost Power Modes
Chip-active or alternate active mode	Boost must be operated in its active mode.
Chip-sleep mode	Boost can be operated in either active or standby mode. In boost standby mode, the chip must wake up periodi- cally for boost active-mode refresh.
Chip-hibernate mode	Boost can be operated in its active mode. However, it is recommended not to use the boost in chip hibernate mode due to the higher current consumption in boost active mode.

6.2.2.1 Boost Firmware Requirements

To ensure boost inrush current is within specification at startup, the **Enable Fast IMO During Startup** value must be unchecked in the PSoC Creator IDE. The **Enable Fast IMO During Startup** option is found in PSoC Creator in the design wide resources (cydwr) file **System** tab. Un-checking this option configures the device to run at 12 MHz vs 48 MHz during startup while configuring the device. The slower clock speed results in reduced current draw through the boost circuit.

6.2.2.2 Boost Design Process

Correct operation of the boost converter requires specific component values determined for each designs unique operating conditions. The C_{BAT} capacitor, Inductor, Schottky diode, and C_{BOOST} capacitor components are required with the values specified in the electrical specifications, Table 11-7 on page 74. The only variable component value is the inductor L_{BOOST} which is primarily sized for correct operation of the boost across operating conditions and secondarily for efficiency. Additional operating region constraints exist for V_{OUT} , V_{BAT} , I_{OUT} , and T_A .

The following steps must be followed to determine boost converter operating parameters and L_{BOOST} value.

- 1. Choose desired V_{BAT}, V_{OUT}, T_A, and I_{OUT} operating condition ranges for the application.
- 2. Determine if V_{BAT} and V_{OUT} ranges fit the boost operating range based on the T_A range over V_{BAT} and V_{OUT} chart, Figure 11-8 on page 74. If the operating ranges are not met, modify the operating conditions or use an external boost regulator.
- 3. Determine if the desired ambient temperature (T_A) range fits the ambient temperature operating range based on the T_A **range over V_{BAT} and V_{OUT}** chart, Figure 11-8 on page 74. If the temperature range is not met, modify the operating conditions and return to step 2, or use an external boost regulator.
- Determine if the desired output current (I_{OUT}) range fits the output current operating range based on the I_{OUT} range over V_{BAT} and V_{OUT} chart, Figure 11-9 on page 74. If the output

current range is not met, modify the operating conditions and return to step 2, or use an external boost regulator.


- Find the allowed inductor values based on the L_{BOOST} values over V_{BAT} and V_{OUT} chart, Figure 11-10 on page 74.
- 6. Based on the allowed inductor values, inductor dimensions, inductor cost, boost efficiency, and V_{RIPPLE} choose the optimum inductor value for the system. Boost efficiency and V_{RIPPLE} typical values are provided in the **Efficiency vs V_BAT** and **V_{RIPPLE} vs V_BAT** charts, Figure 11-11 on page 75 through Figure 11-14 on page 75. In general, if high efficiency and low V_{RIPPLE} are most important, then the highest allowed inductor value should be used. If low inductor cost or small inductor size are most important, then one of the smaller allowed inductor (s) efficiency, V_{RIPPLE} , cost or dimensions are not acceptable for the application than an external boost regulator should be used.

6.3 Reset

CY8C32 has multiple internal and external reset sources available. The reset sources are:

- Power source monitoring The analog and digital power voltages, VDDA, VDDD, VCCA, and VCCD are monitored in several different modes during power up, active mode, and sleep mode (buzzing). If any of the voltages goes outside predetermined ranges then a reset is generated. The monitors are programmable to generate an interrupt to the processor under certain conditions before reaching the reset thresholds.
- External The device can be reset from an external source by pulling the reset pin (XRES) low. The XRES pin includes an internal pull-up to VDDIO1. VDDD, VDDA, and VDDIO1 must all have voltage applied before the part comes out of reset.
- Watchdog timer A watchdog timer monitors the execution of instructions by the processor. If the watchdog timer is not reset by firmware within a certain period of time, the watchdog timer generates a reset.
- Software The device can be reset under program control.

Figure 6-8. Resets





The term **device reset** indicates that the processor as well as analog and digital peripherals and registers are reset.

A reset status register shows some of the resets or power voltage monitoring interrupts. The program may examine this register to detect and report certain exception conditions. This register is cleared after a power-on reset. For details see the Technical Reference Manual.

6.3.1 Reset Sources

- 6.3.1.1 Power Voltage Level Monitors
- IPOR Initial Power-on Reset

At initial power on, IPOR monitors the power voltages VDDD, VDDA, VCCD, and VCCA. The trip level is not precise. It is set to approximately 1 volt, which is below the lowest specified operating voltage but high enough for the internal circuits to be reset and to hold their reset state. The monitor generates a reset pulse that is at least 150 ns wide. It may be much wider if one or more of the voltages ramps up slowly.

After boot, the IPOR circuit is disabled and voltage supervision is handed off to the precise low-voltage reset (PRES) circuit.

PRES – Precise Low Voltage Reset

This circuit monitors the outputs of the analog and digital internal regulators after power up. The regulator outputs are compared to a precise reference voltage. The response to a PRES trip is identical to an IPOR reset.

In normal operating mode, the program cannot disable the digital PRES circuit. The analog regulator can be disabled, which also disables the analog portion of the PRES. The PRES circuit is disabled automatically during sleep and hibernate modes, with one exception: During sleep mode the regulators are periodically activated (buzzed) to provide supervisory services and to reduce wakeup time. At these times the PRES circuit is also buzzed to allow periodic voltage monitoring.

ALVI, DLVI, AHVI – Analog/Digital Low Voltage Interrupt, Analog High Voltage Interrupt

Interrupt circuits are available to detect when VDDA and VDDD go outside a voltage range. For AHVI, VDDA is compared to a fixed trip level. For ALVI and DLVI, VDDA and VDDD are compared to trip levels that are programmable, as listed in Table 6-5. ALVI and DLVI can also be configured to generate a device reset instead of an interrupt.

Table 6-5. Analog/Digital Low Voltage Interrupt, Analog High Voltage Interrupt

Interrupt	Supply	Normal Voltage Range	Available Trip Settings
DLVI	VDDD	1.71 V – 5.5 V	1.70 V – 5.45 V in 250 mV increments
ALVI	VDDA	1.71 V – 5.5 V	1.70 V – 5.45 V in 250 mV increments
AHVI	VDDA	1.71 V – 5.5 V	5.75 V

The monitors are disabled until after IPOR. During sleep mode these circuits are periodically activated (buzzed). If an interrupt occurs during buzzing then the system first enters its wake up sequence. The interrupt is then recognized and may be serviced. The buzz frequency is adjustable, and should be set to be less than the minimum time that any voltage is expected to be out of range. For details on how to adjust the buzz frequency, see the TRM.

6.3.1.2 Other Reset Sources

XRES – External Reset

PSoC 3 has either a single GPIO pin that is configured as an external reset or a dedicated XRES pin. Either the dedicated XRES pin or the GPIO pin, if configured, holds the part in reset while held active (low). The response to an XRES is the same as to an IPOR reset.

After XRES has been deasserted, at least 10 μs must elapse before it can be reasserted.

The external reset is active low. It includes an internal pull-up resistor. XRES is active during sleep and hibernate modes.

SRES – Software Reset

A reset can be commanded under program control by setting a bit in the software reset register. This is done either directly by the program or indirectly by DMA access. The response to a SRES is the same as after an IPOR reset.

Another register bit exists to disable this function.

WRES – Watchdog Timer Reset

The watchdog reset detects when the software program is no longer being executed correctly. To indicate to the watchdog timer that it is running correctly, the program must periodically reset the timer. If the timer is not reset before a user-specified amount of time, then a reset is generated.

Note IPOR disables the watchdog function. The program must enable the watchdog function at an appropriate point in the code by setting a register bit. When this bit is set, it cannot be cleared again except by an IPOR power-on reset event.

6.4 I/O System and Routing

PSoC I/Os are extremely flexible. Every GPIO has analog and digital I/O capability. All I/Os have a large number of drive modes, which are set at POR. PSoC also provides up to four individual I/O voltage domains through the VDDIO pins.

There are two types of I/O pins on every device; those with USB provide a third type. Both GPIO and Special I/O (SIO) provide similar digital functionality. The primary differences are their analog capability and drive strength. Devices that include USB also provide two USBIO pins that support specific USB functionality as well as limited GPIO capability.

All I/O pins are available for use as digital inputs and outputs for both the CPU and digital peripherals. In addition, all I/O pins can generate an interrupt. The flexible and advanced capabilities of the PSoC I/O, combined with any signal to any pin routability, greatly simplify circuit design and board layout. All GPIO pins can be used for analog input, CapSense, and LCD segment drive, while SIO pins are used for voltages in excess of VDDA and for programmable output voltages.

- Features supported by both GPIO and SIO:
 - Duser programmable port reset state
- Separate I/O supplies and voltages for up to four groups of I/O
- Digital peripherals use DSI to connect the pins



7.1.4 Designing with PSoC Creator

7.1.4.1 More Than a Typical IDE

A successful design tool allows for the rapid development and deployment of both simple and complex designs. It reduces or eliminates any learning curve. It makes the integration of a new design into the production stream straightforward.

PSoC Creator is that design tool.

PSoC Creator is a full featured Integrated Development Environment (IDE) for hardware and software design. It is optimized specifically for PSoC devices and combines a modern, powerful software development platform with a sophisticated graphical design tool. This unique combination of tools makes PSoC Creator the most flexible embedded design platform available.

Graphical design entry simplifies the task of configuring a particular part. You can select the required functionality from an extensive catalog of components and place it in your design. All components are parameterized and have an editor dialog that allows you to tailor functionality to your needs.

PSoC Creator automatically configures clocks and routes the I/O to the selected pins and then generates APIs to give the application complete control over the hardware. Changing the PSoC device configuration is as simple as adding a new component, setting its parameters, and rebuilding the project.

At any stage of development you are free to change the hardware configuration and even the target processor. To retarget your application (hardware and software) to new devices, even from 8- to 32-bit families, just select the new device and rebuild.

You also have the ability to change the C compiler and evaluate an alternative. Components are designed for portability and are validated against all devices, from all families, and against all supported tool chains. Switching compilers is as easy as editing the from the project options and rebuilding the application with no errors from the generated APIs or boot code.

7.1.4.2 Component Catalog

The component catalog is a repository of reusable design elements that select device functionality and customize your PSoC device. It is populated with an impressive selection of content; from simple primitives such as logic gates and device registers, through the digital timers, counters and PWMs, plus analog components such as ADC and DAC, and communication protocols, such as I^2C , and USB. See Example Peripherals on page 45 for more details about available peripherals. All content is fully characterized and carefully documented in datasheets with code examples, AC/DC specifications, and user code ready APIs.

7.1.4.3 Design Reuse

The symbol editor gives you the ability to develop reusable components that can significantly reduce future design time. Just draw a symbol and associate that symbol with your proven design. PSoC Creator allows for the placement of the new symbol anywhere in the component catalog along with the content provided by Cypress. You can then reuse your content as many times as you want, and in any number of projects, without ever having to revisit the details of the implementation.

7.1.4.4 Software Development

Anchoring the tool is a modern, highly customizable user interface. It includes project management and integrated editors for C and assembler source code, as well the design entry tools.

Project build control leverages compiler technology from top commercial vendors such as ARM[®] Limited, Keil[™], and CodeSourcery (GNU). Free versions of Keil C51 and GNU C Compiler (GCC) for ARM, with no restrictions on code size or end product distribution, are included with the tool distribution. Upgrading to more optimizing compilers is a snap with support for the professional Keil C51 product and ARM RealView[™] compiler.

7.1.4.5 Nonintrusive Debugging

With JTAG (4-wire) and SWD (2-wire) debug connectivity available on all devices, the PSoC Creator debugger offers full control over the target device with minimum intrusion. Breakpoints and code execution commands are all readily available from toolbar buttons and an impressive lineup of windows—register, locals, watch, call stack, memory and peripherals—make for an unparalleled level of visibility into the system.

PSoC Creator contains all the tools necessary to complete a design, and then to maintain and extend that design for years to come. All steps of the design flow are carefully integrated and optimized for ease-of-use and to maximize productivity.



More information on output formats is provided in the Technical Reference Manual.

8.2.3 Start of Conversion Input

The SoC signal is used to start an ADC conversion. A digital clock or UDB output can be used to drive this input. It can be used when the sampling period must be longer than the ADC conversion time or when the ADC must be synchronized to other hardware. This signal is optional and does not need to be connected if ADC is running in a continuous mode.

8.2.4 End of Conversion Output

The EoC signal goes high at the end of each ADC conversion. This signal may be used to trigger either an interrupt or DMA request.

8.3 Comparators


The CY8C32 family of devices contains two comparators in a device. Comparators have these features:

- Input offset factory trimmed to less than 5 mV
- Rail-to-rail common mode input range (VSSA to VDDA)
- Speed and power can be traded off by using one of three modes: fast, slow, or ultra low-power
- Comparator outputs can be routed to lookup tables to perform simple logic functions and then can also be routed to digital blocks
- The positive input of the comparators may be optionally passed through a low pass filter. Two filters are provided
- Comparator inputs can be connections to GPIO or DAC output

8.3.1 Input and Output Interface

The positive and negative inputs to the comparators come from the analog global buses, the analog mux line, the analog local bus and precision reference through multiplexers. The output from each comparator could be routed to any of the two input LUTs. The output of that LUT is routed to the UDB Digital System Interface.







9.8 CSP Package Bootloader

A factory-installed bootloader program is included in all devices with CSP packages. The bootloader is compatible with PSoC Creator 3.0 bootloadable project files and has the following features:

- I²C-based
- SCLK and SDAT available at P1[6] and P1[7], respectively
- External pull-up resistors required
- I²C slave, address 4, data rate = 100 kbps
- Single application
- Wait two seconds for bootload command
- Other bootloader options are as set by the PSoC Creator 3.0 Bootloader Component default
- Occupies the bottom 9K of flash

For more information on this bootloader, see the following Cypress application notes:

- AN89611 PSoC[®] 3 AND PSoC 5LP Getting Started With Chip Scale Packages (CSP)
- AN73854 PSoC 3 and PSoC 5 LP Introduction to Bootloaders
- AN60317 PSoC 3 and PSoC 5 LP I²C Bootloader

Note that a PSoC Creator bootloadable project must be associated with .hex and .elf files for a bootloader project that is configured for the target device. Bootloader .hex and .elf files can be found at www.cypress.com/go/PSoC3datasheet.

The factory-installed bootloader can be overwritten using JTAG or SWD programming.

10. Development Support

The CY8C32 family has a rich set of documentation, development tools, and online resources to assist you during your development process. Visit psoc.cypress.com/getting-started to find out more.

10.1 Documentation

A suite of documentation, supports the CY8C32 family to ensure that you can find answers to your questions quickly. This section contains a list of some of the key documents.

Software User Guide: A step-by-step guide for using PSoC Creator. The software user guide shows you how the PSoC Creator build process works in detail, how to use source control with PSoC Creator, and much more.

Component Datasheets: The flexibility of PSoC allows the creation of new peripherals (components) long after the device has gone into production. Component datasheets provide all of the information needed to select and use a particular component, including a functional description, API documentation, example code, and AC/DC specifications.

Application Notes: PSoC application notes discuss a particular application of PSoC in depth; examples include brushless DC motor control and on-chip filtering. Application notes often include example projects in addition to the application note document.

Technical Reference Manual: The Technical Reference Manual (TRM) contains all the technical detail you need to use a PSoC device, including a complete description of all PSoC registers.

10.2 Online

In addition to print documentation, the Cypress PSoC forums connect you with fellow PSoC users and experts in PSoC from around the world, 24 hours a day, 7 days a week.

10.3 Tools

With industry standard cores, programming, and debugging interfaces, the CY8C32 family is part of a development tool ecosystem. Visit us at www.cypress.com/go/psoccreator for the latest information on the revolutionary, easy to use PSoC Creator IDE, supported third party compilers, programmers, debuggers, and development kits.



11. Electrical Specifications

Specifications are valid for –40 °C \leq T_A \leq 85 °C and T_J \leq 100 °C, except where noted. Specifications are valid for 1.71 V to 5.5 V, except where noted. The unique flexibility of the PSoC UDBs and analog blocks enable many functions to be implemented in PSoC Creator components, see the component datasheets for full AC/DC specifications of individual functions. See the "Example Peripherals" section on page 45 for further explanation of PSoC Creator components.

11.1 Absolute Maximum Ratings

Parameter	Description	Conditions	Min	Тур	Max	Units
V _{DDA}	Analog supply voltage relative to V _{SSA}		-0.5	_	6	V
V _{DDD}	Digital supply voltage relative to V _{SSD}		-0.5	-	6	V
V _{DDIO}	I/O supply voltage relative to V_{SSD}		-0.5	-	6	V
V _{CCA}	Direct analog core voltage input		-0.5	-	1.95	V
V _{CCD}	Direct digital core voltage input		-0.5	I	1.95	V
V _{SSA}	Analog ground voltage		V _{SSD} –0.5	-	V _{SSD} + 0.5	V
V _{GPIO} ^[16]	DC input voltage on GPIO	Includes signals sourced by $V_{\mbox{\scriptsize DDA}}$ and routed internal to the pin	V _{SSD} –0.5	-	V _{DDIO} + 0.5	V
V _{SIO}	DC input voltage on SIO	Output disabled	V _{SSD} –0.5	-	7	V
		Output enabled	V _{SSD} –0.5	-	6	V
V _{IND}	Voltage at boost converter input		0.5	-	5.5	V
V _{BAT}	Boost converter supply		V _{SSD} –0.5	-	5.5	V
I _{VDDIO}	Current per V _{DDIO} supply pin		-	-	100	mA
I _{GPIO}	GPIO current		-30	-	41	mA
I _{SIO}	SIO current		-49	-	28	mA
I _{USBIO}	USBIO current		-56	-	59	mA
VEXTREF	ADC external reference inputs	Pins P0[3], P3[2]	-	-	2	V
LU	Latch up current ^[17]		-140	I	140	mA
	Electrostatic discharge voltage,	V _{SSA} tied to V _{SSD}	2200	-	-	V
ESD _{HBM}	Human body model	V _{SSA} not tied to V _{SSD}	750	I	-	V
ESD _{CDM}	Electrostatic discharge voltage, Charge device model		500	-	-	V

Notes

15. Usage above the absolute maximum conditions listed in Table 11-1 may cause permanent damage to the device. Exposure to Absolute Maximum conditions for extended periods of time may affect device reliability. The Maximum Storage Temperature is 150 °C in compliance with JEDEC Standard JESD22-A103, High Temperature Storage Life. When used below Absolute Maximum conditions but above normal operating conditions, the device may not operate to specification.

16. The V_{DDIO} supply voltage must be greater than the maximum voltage on the associated GPIO pins. Maximum voltage on GPIO pin ≤ V_{DDIO} ≤ V_{DDA}. 17. Meets or exceeds JEDEC Spec EIA/JESD78 IC Latch-up Test.



11.2 Device Level Specifications

Specifications are valid for –40 $^{\circ}C \le T_A \le 85 ~^{\circ}C$ and $T_J \le 100 ~^{\circ}C$, except where noted. Specifications are valid for 1.71 V to 5.5 V, except where noted.

11.2.1 Device Level Specifications

Table 11-2. DC Specifications

Parameter	Description	Conditions		Min	Typ ^[22]	Max	Units
V _{DDA}	Analog supply voltage and input to analog core regulator	Analog core regulato	r enabled	1.8	_	5.5	V
V _{DDA}	Analog supply voltage, analog regulator bypassed	Analog core regulato	r disabled	1.71	1.8	1.89	V
V _{DDD}		Digital core regulator	enabled	1.8	-	V _{DDA} ^[18]	V
• DDD		Digital core regulator	Chabled	1	-	V _{DDA} + 0.1 ^[24]	v
V _{DDD}	Digital supply voltage, digital regulator bypassed	Digital core regulator	disabled	1.71	1.8	1.89	V
V _{DDIO} ^[19]	I/O supply voltage relative to Vesio			1.71	-	V _{DDA} ^[18]	V
				-	-	V _{DDA} + 0.1 ^[24]	
V _{CCA}	Direct analog core voltage input (Analog regulator bypass)	Analog core regulato	r disabled	1.71	1.8	1.89	V
V _{CCD}	Direct digital core voltage input (Digital regulator bypass)	Digital core regulator	disabled	1.71	1.8	1.89	V
	Active Mode						
	Only IMO and CPU clock enabled. CPU executing simple loop from instruction buffer.	V _{DDX} = 2.7 V – 5.5 V; F _{CPU} = 6 MHz ^[23]	T = -40 °C	-	1.2	2.9	
				-	1.2		
				-		$\begin{array}{c c} 5.5 \\ 1.89 \\ V_{DDA}^{[18]} \\ V_{DDA} + 0.1^{[24]} \\ 1.89 \\ V_{DDA} + 0.1^{[24]} \\ 1.89 \\ 1$	
		V27V55V/		-			
		$F_{CPU} = 3 \text{ MHz}^{[23]}$		-	-		
	-			_	4.8	7.5	-
		$V_{DDX} = 2.7 V - 5.5 V;$ $F_{CPU} = 6 MHz$ T = 25 °		-	2.1	3.7	
			T = 25 °C	-	2.3	3.9	
I _{DD} ^[20, 21]			T = 85 °C	_	5.6	8.5	mA
	IMO enabled, bus clock and CPU clock	$V_{DDX} = 2.7 V - 5.5 V;$	T = -40 °C	-	3.5	5.2	
	enabled. CPU executing program from	F _{CPU} = 12 MHz ^[23]	T = 25 °C	-	3.8	$\begin{array}{c} V_{DDA} + 0.1^{[24]} \\ 1.89 \\ V_{DDA}^{[18]} \\ V_{DDA} + 0.1^{[24]} \\ 1.89 \\ 1.89 \\ 1.89 \\ 1.89 \\ 1.89 \\ 1.89 \\ 3.1 \\ 7.7 \\ 2.9 \\ 3.2 \\ 7.5 \\ 3.7 \\ 3.2 \\ 7.5 \\ 3.7 \\ 3.9 \\ 8.5 \\ 5.2 \\ 5.5 \\ 9.8 \\ 8.1 \\ 8.3 \\ 13 \\ 13.5 \\ 14 \\ \end{array}$	
	flash.		T = 85 °C	-	7.1	9.8	
		$V_{DDX} = 2.7 V - 5.5 V;$	T = -40 °C	-	6.3	8.1	
		$ \begin{array}{c} \text{supply voltage, digital regulator} \\ \text{ed} \\ \text{ply voltage relative to V}_{SSIO} \\ \hline 1.71 & - & V_{DDA}^{[18]} \\ \hline - & - & V_{DDA} + 0.1^{[24]} \\ \hline - & - & V_{DDA} + 0.1^{[24]} \\ \text{analog core voltage input (Analog ore regulator disabled} \\ \text{digital core voltage input (Digital ore regulator disabled} \\ \text{digital core voltage input (Digital ore regulator disabled} \\ \text{figure regulator voltage input (Digital ore regulator disabled} \\ \text{figure regulator voltage input (Digital ore regulator disabled} \\ \text{figure regulator voltage input (Digital ore regulator disabled} \\ \text{figure regulator voltage input (Digital ore regulator disabled} \\ \text{figure regulator voltage input (Digital ore regulator disabled} \\ \text{figure regulator voltage input (Digital ore regulator disabled} \\ \text{figure regulator voltage input (Digital ore regulator disabled or bypass)} \\ \hline \text{Mode} \\ \text{for and CPU clock enabled. CPU} \\ \text{for and CPU clock enabled. CPU} \\ \text{ng simple loop from instruction} \\ \hline V_{DDX} = 2.7 \text{ V} - 5.5 \text{ V}; \\ F_{CPU} = 3 \text{ MHz}^{[23]} \\ \hline T = -40 ^{\circ}\text{C} - 1.2 & 3.1 \\ T = 85 ^{\circ}\text{C} - 4.8 & 7.5 \\ T = -40 ^{\circ}\text{C} - 2.1 & 3.7 \\ T = 25 ^{\circ}\text{C} - 4.8 & 7.5 \\ \hline T = 2.5 ^{\circ}\text{C} - 2.3 & 3.9 \\ T = 85 ^{\circ}\text{C} - 2.3 & 3.9 \\ T = 85 ^{\circ}\text{C} - 5.6 & 8.5 \\ \hline \text{V}_{DDX} = 2.7 ^{\circ}\text{V} - 5.5 \text{ V}; \\ F_{CPU} = 6 \text{ MHz} \\ \hline \text{figure regulator or bypas} \\ \hline figure$					
	$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	13					
		$V_{DDX} = 2.7 V - 5.5 V;$	T = -40 °C	_	11.5	13.5	
		F _{CPU} = 48 MHz ^[23]	T = 25 °C	-	12	14	
			T = 85 °C	_	15.5	18.5	

Notes

18. The power supplies can be brought up in any sequence however once stable V_{DDA} must be greater than or equal to all other supplies. 19. The V_{DDIO} supply voltage must be greater than the maximum voltage on the associated GPIO pins. Maximum voltage on GPIO pin $\leq V_{DDIO} \leq V_{DDA}$. 20. Total current for all power domains: digital (I_{DDD}), analog (I_{DDA}), and I/Os ($I_{DDIO0, 1, 2, 3}$). Boost not included. All I/Os floating.

21. The current consumption of additional peripherals that are implemented only in programmed logic blocks can be found in their respective datasheets, available in PSoC Creator, the integrated design environment. To estimate total current, find the CPU current at the frequency of interest and add peripheral currents for your particular system from the device datasheet and component datasheets.

22. V_{DDX} = 3.3 V. 23. Based on device characterizations (Not production tested).

24. Guaranteed by design, not production tested.



Figure 11-1. Active Mode Current vs F_{CPU}, V_{DD} = 3.3 V, Temperature = 25 °C




Figure 11-3. Active Mode Current vs V_{DD} and Temperature, F_{CPU} = 24 MHz





Figure 11-2. Active Mode Current vs Temperature and F_{CPU}, $V_{DD} = 3.3 V$



Notes

25. If V_{CCD} and V_{CCA} are externally regulated, the voltage difference between V_{CCD} and V_{CCA} must be less than 50 mV. 26. Sleep timer generates periodic interrupts to wake up the CPU. This specification applies only to those times that the CPU is off. 27. Externally regulated mode.

Based on device characterization (not production tested).
 Based on device characterization (not production tested). USBIO pins tied to ground (V_{SSD}).



11.3.3 Inductive Boost Regulator

Unless otherwise specified, operating conditions are: $V_{BAT} = 0.5 V-3.6 V$, $V_{OUT} = 1.8 V-5.0 V$, $I_{OUT} = 0 mA-50 mA$, $L_{BOOST} = 4.7 \mu H-22 \mu$ H, $C_{BOOST} = 22 \mu$ F || 3 × 1.0 μ F || 3 × 0.1 μ F, $C_{BAT} = 22 \mu$ F, $I_F = 1.0 A$. Unless otherwise specified, all charts and graphs show typical values.

Table 11-6. Inductive Boost Regulator DC Specification	Table 11-6.	Inductive	Boost	Regulator	DC S	pecifications
--	-------------	-----------	-------	-----------	------	---------------

Parameter	Description	Cond	ditions	Min	Тур	Max	Units
V _{OUT}	Boost output voltage ^[31]	vsel = 1.8 V in regist	ter BOOST_CR0	1.71	1.8	1.89	V
		vsel = 1.9 V in regist	ter BOOST_CR0	1.81	1.90	2.00	V
		vsel = 2.0 V in regist	ter BOOST_CR0	1.90	2.00	2.10	V
		vsel = 2.4 V in regist	ter BOOST_CR0	2.16	2.40	2.64	V
		vsel = 2.7 V in regist	ter BOOST_CR0	2.43	2.70	2.97	V
		vsel = 3.0 V in regist	ter BOOST_CR0	2.70	3.00	3.30	V
		vsel = 3.3 V in regist	ter BOOST_CR0	2.97	3.30	3.63	V
		vsel = 3.6 V in regist	ter BOOST_CR0	3.24	3.60	3.96	V
		vsel = 5.0 V in regist	ter BOOST_CR0	4.50	5.00	5.50	V
V _{BAT}	Input voltage to boost ^[32]	I _{OUT} = 0 mA–5 mA	vsel = 1.8 V–2.0 V, T _A = 0 °C–70 °C	0.5	-	0.8	V
		I _{OUT} = 0 mA–15 mA	vsel = 1.8 V–5.0 V ^[33] , T _A = –10 °C–85 °C	1.6	-	3.6	V
		I _{OUT} = 0 mA–25 mA	vsel = 1.8 V–2.7 V, T _A = –10 °C–85 °C	0.8	-	1.6	V
		I _{OUT} = 0 mA–50 mA	vsel = 1.8 V–3.3 V ^[33] , T _A = –40 °C–85 °C	1.8	-	2.5	V
			vsel = 1.8 V–3.3 V ^[33] , T _A = –10 °C–85 °C	1.3	-	2.5	V
			vsel = 2.5 V–5.0 V ^[33] , T _A = –10 °C–85 °C	2.5	-	3.6	V
I _{OUT}	Output current	T _A = 0 °C–70 °C	V _{BAT} = 0.5 V–0.8 V	0	_	5	mA
		T _A = −10 °C−85 °C	V _{BAT} = 1.6 V–3.6 V	0	-	15	mA
			V _{BAT} = 0.8 V–1.6 V	0	_	25	mA
			V _{BAT} = 1.3 V–2.5 V	0	_	50	mA
			V _{BAT} = 2.5 V–3.6 V	0	_	50	mA
		T _A = -40 °C-85 °C		0	_	50	mA
I _{LPK}	Inductor peak current	A		_	_	700	mA
	Quiescent current	Boost active mode		_	250	-	μΑ
νQ		Boost sleep mode, I	out < 1 IIA		250	_	μΑ
Pog	Load regulation					10	μ <u>γ</u>
Reg _{LOAD}	-			_	-	_	
Reg _{LINE}	Line regulation			-	-	10	%

Notes

- 31. Listed vsel options are characterized. Additional vsel options are valid and guaranteed by design.
 32. The boost will start at all valid V_{BAT} conditions including down to V_{BAT} = 0.5 V.
 33. If V_{BAT} is greater than or equal to V_{OUT} boost setting, then V_{OUT} will be less than V_{BAT} due to resistive losses in the boost circuit.



Figure 11-42. VDAC INL vs Temperature, 1 V Mode




Figure 11-44. VDAC Full Scale Error vs Temperature, 1 V Mode




Figure 11-46. VDAC Operating Current vs Temperature, 1V Mode, Low speed mode




Figure 11-43. VDAC DNL vs Temperature, 1 V Mode




Figure 11-45. VDAC Full Scale Error vs Temperature, 4 V Mode





Figure 11-47. VDAC Operating Current vs Temperature, 1 V Mode, High speed mode





11.6 Digital Peripherals

Specifications are valid for –40 °C \leq T_A \leq 85 °C and T_J \leq 100 °C, except where noted. Specifications are valid for 1.71 V to 5.5 V, except where noted.

11.6.1 Timer

The following specifications apply to the Timer/Counter/PWM peripheral in timer mode. Timers can also be implemented in UDBs; for more information, see the Timer component datasheet in PSoC Creator.

Table 11-33. Timer DC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
	Block current consumption	16-bit timer, at listed input clock frequency	_	_	_	μA
	3 MHz		-	15	-	μA
	12 MHz		-	60	_	μA
	50 MHz		-	260	-	μA

Table 11-34. Timer AC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
	Operating frequency		DC	-	50.01	MHz
	Capture pulse width (Internal)		21	-	-	ns
	Capture pulse width (external)		42	-	-	ns
	Timer resolution		21	-	-	ns
	Enable pulse width		21	-	-	ns
	Enable pulse width (external)		42	-	-	ns
	Reset pulse width		21	-	-	ns
	Reset pulse width (external)		42	_	_	ns

11.6.2 Counter

The following specifications apply to the Timer/Counter/PWM peripheral, in counter mode. Counters can also be implemented in UDBs; for more information, see the Counter component datasheet in PSoC Creator.

Table 11-35. Counter DC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
	Block current consumption	16-bit counter, at listed input clock	_	_	_	μA
		frequency				
	3 MHz		-	15	-	μA
	12 MHz		-	60	-	μA
	50 MHz		-	260	-	μA

Table 11-36. Counter AC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
	Operating frequency		DC	-	50.01	MHz
	Capture pulse		21	-	-	ns
	Resolution		21	-	-	ns
	Pulse width		21	-	-	ns
	Pulse width (external)		42	-	-	ns
	Enable pulse width		21	-	-	ns
	Enable pulse width (external)		42	-	-	ns
	Reset pulse width		21	-	-	ns
	Reset pulse width (external)		42	_	_	ns



11.6.3 Pulse Width Modulation

The following specifications apply to the Timer/Counter/PWM peripheral, in PWM mode. PWM components can also be implemented in UDBs; for more information, see the PWM component datasheet in PSoC Creator.

Table 11-37. PWM DC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
	Block current consumption	16-bit PWM, at listed input clock frequency	-	_	_	μA
	3 MHz		-	15	-	μA
	12 MHz		-	60	-	μA
	50 MHz		-	260	-	μA

Table 11-38. Pulse Width Modulation (PWM) AC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
	Operating frequency		DC	-	50.01	MHz
	Pulse width		21	-	-	ns
	Pulse width (external)		42	-	-	ns
	Kill pulse width		21	-	-	ns
	Kill pulse width (external)		42	-	-	ns
	Enable pulse width		21	-	-	ns
	Enable pulse width (external)		42	-	-	ns
	Reset pulse width		21	-	-	ns
	Reset pulse width (external)		42	-	-	ns

11.6.4 ²C

Table 11-39. Fixed I²C DC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
	Block current consumption	Enabled, configured for 100 kbps	_	-	250	μΑ
		Enabled, configured for 400 kbps	_	-	260	μA
		Wake from sleep mode	-	-	30	μA

Table 11-40. Fixed I²C AC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
	Bit rate		-	1	1	Mbps

11.6.5 Controller Area Network

Table 11-41. CAN DC Specifications^[53]

Parameter	Description	Conditions	Min	Тур	Max	Units
I _{DD}	Block current consumption		-	-	200	μA

Table 11-42. CAN AC Specifications^[53]

Parameter	Description	Conditions	Min	Тур	Max	Units
	Bit rate	Minimum 8 MHz clock	_	-	1	Mbit

Note

53. Refer to ISO 11898 specification for details.



11.7.2 EEPROM

Table 11-47. EEPROM DC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
	Erase and program voltage		1.71	-	5.5	V

Table 11-48. EEPROM AC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
T _{WRITE}	Single row erase/write cycle time		_	10	20	ms
	EEPROM data retention time, retention period measured from last erase cycle	Average ambient temp, $T_A \le 25 \degree C$, 1M erase/program cycles	20	-	-	years
		Average ambient temp, $T_A \le 55$ °C, 100 K erase/program cycles	20	-	-	
		Average ambient temp. $T_A \le 85$ °C, 10 K erase/program cycles	10	-	-	

11.7.3 Nonvolatile Latches (NVL))

Table 11-49. NVL DC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
	Erase and program voltage	V _{DDD} pin	1.71	_	5.5	V

Table 11-50. NVL AC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
	NVL endurance	Programmed at 25 °C	1K	_	-	program/ erase cycles
		Programmed at 0 °C to 70 °C	100	-	-	program/ erase cycles
	NVL data retention time	Average ambient temp. T _A ≤ 55 °C	20	-	-	years
		Average ambient temp. $T_A \le 85 \degree C$	10	_	-	years

11.7.4 SRAM

Table 11-51. SRAM DC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
V _{SRAM}	SRAM retention voltage		1.2	_	-	V

Table 11-52. SRAM AC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
F _{SRAM}	SRAM operating frequency		DC	_	50.01	MHz



11.8 PSoC System Resources

Specifications are valid for –40 °C \leq T_A \leq 85 °C and T_J \leq 100 °C, except where noted. Specifications are valid for 1.71 V to 5.5 V, except where noted.

11.8.1 POR with Brown Out

For brown out detect in regulated mode, V_{DDD} and V_{DDA} must be \geq 2.0 V. Brown out detect is not available in externally regulated mode.

Table 11-57. Precise Low-Voltage Reset (PRES) with Brown Out DC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
PRESR	Rising trip voltage	Factory trim	1.64	-	1.68	V
PRESF	Falling trip voltage		1.62	-	1.66	V

Table 11-58. Power-on Reset (POR) with Brown Out AC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
PRES_TR	Response time		_	_	0.5	μs
	V _{DDD} /V _{DDA} droop rate	Sleep mode	-	5	-	V/sec

11.8.2 Voltage Monitors

Table 11-59. Voltage Monitors DC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
LVI	Trip voltage					
	LVI_A/D_SEL[3:0] = 0000b		1.68	1.73	1.77	V
	LVI_A/D_SEL[3:0] = 0001b		1.89	1.95	2.01	V
	LVI_A/D_SEL[3:0] = 0010b		2.14	2.20	2.27	V
	LVI_A/D_SEL[3:0] = 0011b		2.38	2.45	2.53	V
	LVI_A/D_SEL[3:0] = 0100b		2.62	2.71	2.79	V
	LVI_A/D_SEL[3:0] = 0101b		2.87	2.95	3.04	V
	LVI_A/D_SEL[3:0] = 0110b		3.11	3.21	3.31	V
	LVI_A/D_SEL[3:0] = 0111b		3.35	3.46	3.56	V
	LVI_A/D_SEL[3:0] = 1000b		3.59	3.70	3.81	V
	LVI_A/D_SEL[3:0] = 1001b		3.84	3.95	4.07	V
	LVI_A/D_SEL[3:0] = 1010b		4.08	4.20	4.33	V
	LVI_A/D_SEL[3:0] = 1011b		4.32	4.45	4.59	V
	LVI_A/D_SEL[3:0] = 1100b		4.56	4.70	4.84	V
	LVI_A/D_SEL[3:0] = 1101b		4.83	4.98	5.13	V
	LVI_A/D_SEL[3:0] = 1110b		5.05	5.21	5.37	V
	LVI_A/D_SEL[3:0] = 1111b		5.30	5.47	5.63	V
HVI	Trip voltage		5.57	5.75	5.92	V

Table 11-60. Voltage Monitors AC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
	Response time ^[64]		_	-	1	μs



16. Document Conventions

16.1 Units of Measure

Table 16-1. Units of Measure

Symbol	Unit of Measure			
°C	degrees Celsius			
dB	decibels			
fF	femtofarads			
Hz	hertz			
KB	1024 bytes			
kbps	kilobits per second			
Khr	kilohours			
kHz	kilohertz			
kΩ	kilohms			
ksps	kilosamples per second			
LSB	least significant bit			
Mbps	megabits per second			
MHz	megahertz			
MΩ	megaohms			
Msps	megasamples per second			
μA	microamperes			

Symbol	Unit of Measure			
μF	microfarads			
μH	nicrohenrys			
μs	microseconds			
μV	microvolts			
μW	microwatts			
mA	milliamperes			
ms	milliseconds			
mV	millivolts			
nA	nanoamperes			
ns	nanoseconds			
nV	nanovolts			
Ω	ohms			
pF	picofarads			
ppm	parts per million			
ps	picoseconds			
s	seconds			
sps	samples per second			
sqrtHz	square root of hertz			
V	volts			

Table 16-1. Units of Measure (continued)



17. Revision History

Descript Docume	ion Title: PS nt Number:	SoC [®] 3: CY8C3 001-56955	32 Family D	ata Sheet Programmable System-on-Chip (PSoC [®])
Revision	ECN	Submission Date	Orig. of Change	Description of Change
**	2796903	11/04/09	MKEA	New datasheet
*A	2824546	12/09/09	MKEA	Updated I2C section to reflect 1 Mbps. Updated Table 11-6 and 11-7 (Boost AC and DC specs); also added Shottky Diode specs. Changed current for sleep/hibernate mode to include SIO; Added footnote to analog global specs. Updated Figures 1-1, 6-2, 7-14, and 8-1. Updated Table 6-2 and Table 6-3 (Hibernate and Sleep rows) and Power Modes section. Updated GPIO and SIO AC specifications. Updated Gain error in IDAC and VDAC specifications. Updated description of V _{DDA} spec in Table 11-1 and removed GPIO Clamp Current parameter. Updated number of UDBs on page 1. Moved FILO from ILO DC to AC table. Added PCB Layout and PCB Schematic diagrams. Updated Fgpioout spec (Table 11-9). Added duty cycle frequency in PLL AC spec table. Added note for Sleep and Hibernate modes and Active Mode specs in Table 11-2. Linked URL in Section 10.3 to PSoC Creator site. Updated Ja and Jc values in Table 13-1. Updated Single Sample Mode and Fast FIR Mode sections. Updated Input Resistance specification in Del-Sig ADC table. Added Tio_init parameter. Updated PGA and UGB AC Specs. Removed SPC ADC. Updated Boost Converter section. Added section 'SIO as Comparator'; updated Hysteresis spec (differential mode) in Table 11-10. Updated V _{BAT} condition and deleted Vstart parameter in Table 11-6. Added 'Bytes' column for Tables 4-1 to 4-5.
*В	2873322	02/04/10	MKEA	Changed maximum value of PPOR_TR to '1'. Updated V _{BIAS} specification. Updated PCB Schematic. Updated Figure 8-1 and Figure 6-3. Updated Interrupt Vector table, Updated Sales links. Updated JTAG and SWD specifications. Removed Jp-p and Jperiod from ECO AC Spec table. Added note on sleep timer in Table 11-2. Updated ILO AC and DC specifications. Added Resolution parameter in VDAC and IDAC tables. Updated I _{OUT} typical and maximum values. Changed Temperature Sensor range to -40 °C to +85 °C. Removed Latchup specification from Table 11-1. Updated DAC details