



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	40MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	22
Program Memory Size	32KB (16K x 16)
Program Memory Type	OTP
EEPROM Size	
RAM Size	1.5К х 8
Voltage - Supply (Vcc/Vdd)	4.2V ~ 5.5V
Data Converters	A/D 5x10b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SOIC (0.295", 7.50mm Width)
Supplier Device Package	28-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18c252t-i-so

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

2.4 External Clock Input

The EC and ECIO oscillator modes require an external clock source to be connected to the OSC1 pin. The feedback device between OSC1 and OSC2 is turned off in these modes to save current. There is no oscillator start-up time required after a Power-on Reset or after a recovery from SLEEP mode.

In the EC oscillator mode, the oscillator frequency divided by 4 is available on the OSC2 pin. This signal may be used for test purposes or to synchronize other logic. Figure 2-4 shows the pin connections for the EC oscillator mode.



Fosc/4 -

The ECIO oscillator mode functions like the EC mode, except that the OSC2 pin becomes an additional general purpose I/O pin. The I/O pin becomes bit 6 of PORTA (RA6). Figure 2-5 shows the pin connections for the ECIO oscillator mode.

OSC2

FIGURE 2-6: PLL BLOCK DIAGRAM

FIGURE 2-5:

EXTERNAL CLOCK INPUT OPERATION (ECIO CONFIGURATION)



2.5 HS/PLL

A Phase Locked Loop circuit is provided as a programmable option for users that want to multiply the frequency of the incoming crystal oscillator signal by 4. For an input clock frequency of 10 MHz, the internal clock frequency will be multiplied to 40 MHz. This is useful for customers who are concerned with EMI due to high frequency crystals.

The PLL can only be enabled when the oscillator configuration bits are programmed for HS mode. If they are programmed for any other mode, the PLL is not enabled and the system clock will come directly from OSC1.

The PLL is one of the modes of the FOSC<2:0> configuration bits. The oscillator mode is specified during device programming.

A PLL lock timer is used to ensure that the PLL has locked before device execution starts. The PLL lock timer has a time-out that is called TPLL.



NOTES:

NOTES:

TABLE 8-1: PORTA FUNCTIONS

Name	Bit#	Buffer	Function
RA0/AN0	bit0	TTL	Input/output or analog input.
RA1/AN1	bit1	TTL	Input/output or analog input.
RA2/AN2/VREF-	bit2	TTL	Input/output or analog input or VREF
RA3/AN3/VREF+	bit3	TTL	Input/output or analog input or VREF+.
RA4/T0CKI	bit4	ST	Input/output or external clock input for Timer0. Output is open drain type.
RA5/SS/AN4/LVDIN	bit5	TTL	Input/output or slave select input for synchronous serial port or analog input, or low voltage detect input.
OSC2/CLKO/RA6	bit6	TTL	OSC2 or clock output or I/O pin.

Legend: TTL = TTL input, ST = Schmitt Trigger input

TABLE 8-2: SUMMARY OF REGISTERS ASSOCIATED WITH PORTA

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other RESETS
PORTA	—	RA6	RA5	RA4	RA3	RA2	RA1	RA0	0x 0000	0u 0000
LATA	—	Latch A	Data Out	out Regis	ster			xx xxxx	uu uuuu	
TRISA	—	PORTA	PORTA Data Direction Register						11 1111	11 1111
ADCON1	ADFM	ADCS2		—	PCFG3	PCFG2	PCFG1	PCFG0	0- 0000	0- 0000

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by PORTA.

 $\ensuremath{\textcircled{}^\circ}$ 1999-2013 Microchip Technology Inc.









Name	Bit#	Buffer Type	Function
RE0/RD/AN5	bit0	ST/TTL ⁽¹⁾	Input/output port pin or read control input in Parallel Slave Port mode or analog input: RD
			1 = Not a read operation0 = Read operation. Reads PORTD register (if chip selected).
RE1/WR/AN6	bit1	ST/TTL ⁽¹⁾	Input/output port pin or write control input in Parallel Slave Port mode or analog input: WR 1 = Not a write operation 0 = Write operation. Writes PORTD register (if chip selected).
RE2/CS/AN7	bit2	ST/TTL ⁽¹⁾	Input/output port pin or chip select control input in Parallel Slave Port mode or analog input: \overline{CS} 1 = Device is not selected 0 = Device is selected

TABLE 8-9: PORTEFUNCTION

Legend: ST = Schmitt Trigger input, TTL = TTL input

Note 1: Input buffers are Schmitt Triggers when in I/O mode and TTL buffers when in Parallel Slave Port mode.

TABLE 0-10. SUMINIART OF REGISTERS ASSOCIATED WITH FORTE	TABLE 8-10:	SUMMARY OF REGISTERS ASSOCIATED WITH PORTE
--	-------------	--

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other RESETS
PORTE	_	_		—	_	RE2	RE1	RE0	000	000
LATE	—	—	_	—	—	LATE Data Output Register			xxx	uuu
TRISE	IBF	OBF	IBOV	PSPMODE	—	PORTE Data Direction bits			0000 -111	0000 -111
ADCON1	ADFM	ADCS2		—	PCFG3	PCFG2	PCFG1	PCFG0	0000	0000

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by PORTE.

FIGURE 9-1: TIMER0 BLOCK DIAGRAM IN 8-BIT MODE







14.2 Control Registers

The MSSP module has three associated registers. These include a status register (SSPSTAT) and two control registers (SSPCON1 and SSPCON2).

REGISTER 14-1: SSPSTAT: MSSP STATUS REGISTER

- n = Value at POR

'1' = Bit is set

	R/W-0	R/W-0	R-0	R-0	R-0	R-0	R-0	R-0						
	SMP	CKE	D/A	Р	S	R/W	UA	BF						
	bit 7							bit 0						
bit 7	SMP: Sam	ple bit												
	SPI Master mode:													
	1 = Input d	1 = Input data sampled at end of data output time												
	0 = Input data sampled at middle of data output time													
	SPI Slave	SPI Slave mode:												
	SMP must	be cleared v	when SPI is	used in Slav	/e mode									
	In I ² C Mas	ter or Slave	<u>mode:</u>											
	1 = Slew r 0 = Slew r	ate control c ate control e	lisabled for s enabled for h	standard spe high speed r	eed mode (1 node (400 kl	00 kHz and Hz)	1 MHz)							
bit 6	CKE: SPI	Clock Edge	Select bit											
	<u>CKP = 0:</u>													
	1 = Data tr	ansmitted or	n rising edge	e of SCK										
	0 = Data tr	ansmitted or	n falling edg	e of SCK										
	<u>CKP = 1:</u>													
	1 = Data tra	ansmitted or	n falling edg	e of SCK										
	0 <u>=</u> Data tr	ansmitted or	n rising edge	e of SCK										
bit 5	D/A: Data/	Address bit ((I ² C mode o	nly)										
	1 = Indicates that the last byte received or transmitted was data													
	0 = Indicate	es that the la	ast byte rece	eived or tran	smitted was	address								
bit 4	P: STOP b (I ² C mode	it only. This bit	t is cleared v	when the MS	SSP module	is disabled,	SSPEN is (cleared.)						
	1 = Indicate 0 = STOP	es that a ST bit was not c	OP bit has b letected last	een detecte	ed last (this b	oit is '0' on R	ESET)							
	Legend													
	P - Poodo	hla hit	$\Lambda = \Lambda = \Lambda$	le hit	II – Unimpl	lemented bit	read as '0'							
	r = reada		vv = vvnlap		o = ommp	ienienieu Dil	, ieau as 0							

'0' = Bit is cleared

x = Bit is unknown

USART ASYNCHRONOUS 15.2.2 RECEIVER

The receiver block diagram is shown in Figure 15-4. The data is received on the RC7/RX/DT pin and drives the data recovery block. The data recovery block is actually a high speed shifter operating at x16 times the baud rate, whereas the main receive serial shifter operates at the bit rate, or at Fosc. This mode would typically be used in RS-232 systems.

To set up an Asynchronous Reception:

- Initialize the SPBRG register for the appropriate 1. baud rate. If a high speed baud rate is desired, set bit BRGH (Section 15.1).
- 2. Enable the asynchronous serial port by clearing bit SYNC and setting bit SPEN.
- 3. If interrupts are desired, set enable bit RCIE.
- 4. If 9-bit reception is desired, set bit RX9.
- Enable the reception by setting bit CREN. 5.
- 6. Flag bit RCIF will be set when reception is complete and an interrupt will be generated if enable bit RCIE was set.
- 7. Read the RCSTA register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- Read the 8-bit received data by reading the 8. RCREG register.
- 9. If any error occurred, clear the error by clearing enable bit CREN.

SETTING UP 9-BIT MODE WITH 15.2.3 ADDRESS DETECT

This mode would typically be used in RS-485 systems. To set up an Asynchronous Reception with Address **Detect Enable:**

- 1. Initialize the SPBRG register for the appropriate baud rate. If a high speed baud rate is required, set the BRGH bit.
- 2. Enable the asynchronous serial port by clearing the SYNC bit and setting the SPEN bit.
- If interrupts are required, set the RCEN bit and 3. select the desired priority level with the RCIP bit.
- 4. Set the RX9 bit to enable 9-bit reception.
- Set the ADDEN bit to enable address detect. 5.
- Enable reception by setting the CREN bit.
- The RCIF bit will be set when reception is com-7. plete. The interrupt will be acknowledged if the RCIE and GIE bits are set.
- 8. Read the RCSTA register to determine if any error occurred during reception, as well as read bit 9 of data (if applicable).
- 9. Read RCREG to determine if the device is being addressed.
- 10. If any error occurred, clear the CREN bit.
- 11. If the device has been addressed, clear the ADDEN bit to allow all received data into the receive buffer and interrupt the CPU.



15.4 USART Synchronous Slave Mode

Synchronous Slave mode differs from the Master mode in the fact that the shift clock is supplied externally at the RC6/TX/CK pin (instead of being supplied internally in Master mode). This allows the device to transfer or receive data while in SLEEP mode. Slave mode is entered by clearing bit CSRC (TXSTA<7>).

15.4.1 USART SYNCHRONOUS SLAVE TRANSMIT

The operation of the Synchronous Master and Slave modes are identical, except in the case of the SLEEP mode.

If two words are written to the TXREG and then the SLEEP instruction is executed, the following will occur:

- a) The first word will immediately transfer to the TSR register and transmit.
- b) The second word will remain in TXREG register.
- c) Flag bit TXIF will not be set.
- When the first word has been shifted out of TSR, the TXREG register will transfer the second word to the TSR and flag bit TXIF will now be set.
- e) If enable bit TXIE is set, the interrupt will wake the chip from SLEEP. If the global interrupt is enabled, the program will branch to the interrupt vector.

To set up a Synchronous Slave Transmission:

- 1. Enable the synchronous slave serial port by setting bits SYNC and SPEN and clearing bit CSRC.
- 2. Clear bits CREN and SREN.
- 3. If interrupts are desired, set enable bit TXIE.
- 4. If 9-bit transmission is desired, set bit TX9.
- 5. Enable the transmission by setting enable bit TXEN.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- 7. Start transmission by loading data to the TXREG register.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other RESETS
INTCON	GIE/ GIEH	PEIE/ GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INTOIF	RBIF	0000 000x	0000 000u
PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
IPR1	PSPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	0000 0000	0000 0000
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 -00x	0000 -00x
TXREG	USART Transmit Register									0000 0000
TXSTA	CSRC	TX9	TXEN	SYNC		BRGH	TRMT	TX9D	0000 -010	0000 -010
SPBRG	Baud Rate Generator Register									0000 0000

TABLE 15-10: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE TRANSMISSION

Legend: x = unknown, - = unimplemented, read as '0'.

Shaded cells are not used for Synchronous Slave Transmission.

Note 1: The PSPIF, PSPIE and PSPIP bits are reserved on the PIC18C2X2 devices. Always maintain these bits clear.

17.2.1 REFERENCE VOLTAGE SET POINT

The Internal Reference Voltage of the LVD module may be used by other internal circuitry (the Programmable Brown-out Reset). If these circuits are disabled (lower current consumption), the reference voltage circuit requires a time to become stable before a low voltage condition can be reliably detected. This time is invariant of system clock speed. This start-up time is specified in electrical specification parameter #36. The low voltage interrupt flag will not be enabled until a stable reference voltage is reached. Refer to the waveform in Figure 17-4.

17.2.2 CURRENT CONSUMPTION

When the module is enabled, the LVD comparator and voltage divider are enabled and will consume static current. The voltage divider can be tapped from multiple places in the resistor array. Total current consumption, when enabled, is specified in electrical specification parameter #D022B.

17.3 Operation During SLEEP

When enabled, the LVD circuitry continues to operate during SLEEP. If the device voltage crosses the trip point, the LVDIF bit will be set and the device will wakeup from SLEEP. Device execution will continue from the interrupt vector address, if interrupts have been globally enabled.

17.4 Effects of a RESET

A device RESET forces all registers to their RESET state. This forces the LVD module to be turned off.

19.0 INSTRUCTION SET SUMMARY

The PIC18CXXX instruction set adds many enhancements to the previous PIC instruction sets, while maintaining an easy migration from these PIC MCU instruction sets.

Most instructions are a single program memory word (16-bits), but there are three instructions that require two program memory locations.

Each single word instruction is a 16-bit word divided into an OPCODE, which specifies the instruction type and one or more operands, which further specify the operation of the instruction.

The instruction set is highly orthogonal and is grouped into four basic categories:

- Byte-oriented operations
- **Bit-oriented** operations
- · Literal operations
- Control operations

The PIC18CXXX instruction set summary in Table 19-2 lists **byte-oriented**, **bit-oriented**, **literal** and **control** operations. Table 19-1 shows the opcode field descriptions.

Most byte-oriented instructions have three operands:

- 1. The file register (specified by 'f')
- 2. The destination of the result (specified by 'd')
- 3. The accessed memory (specified by 'a')

The file register designator 'f' specifies which file register is to be used by the instruction.

The destination designator 'd' specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the WREG register. If 'd' is one, the result is placed in the file register specified in the instruction.

All **bit-oriented** instructions have three operands:

- 1. The file register (specified by 'f')
- 2. The bit in the file register (specified by 'b')
- 3. The accessed memory (specified by 'a')

The bit field designator 'b' selects the number of the bit affected by the operation, while the file register designator 'f' represents the number of the file in which the bit is located.

The **literal** instructions may use some of the following operands:

- A literal value to be loaded into a file register (specified by 'k')
- The desired FSR register to load the literal value into (specified by 'f')
- No operand required (specified by '---')

The **control** instructions may use some of the following operands:

- A program memory address (specified by 'n')
- The mode of the Call or Return instructions (specified by 's')
- The mode of the Table Read and Table Write instructions (specified by 'm')
- No operand required (specified by '---')

All instructions are a single word, except for three double word instructions. These three instructions were made double word instructions so that all the required information is available in these 32-bits. In the second word, the 4 MSb's are 1's. If this second word is executed as an instruction (by itself), it will execute as a NOP.

All single word instructions are executed in a single instruction cycle, unless a conditional test is true or the program counter is changed as a result of the instruction. In these cases, the execution takes two instruction cycles, with the additional instruction cycle(s) executed as a NOP.

The double word instructions execute in two instruction cycles.

One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is 1 μ s. If a conditional test is true, or the program counter is changed as a result of an instruction, the instruction execution time is 2 μ s. Two word branch instructions (if true) would take 3 μ s.

Figure 19-1 shows the general formats that the instructions can have.

All examples use the format `nnh' to represent a hexadecimal number, where `h' signifies a hexadecimal digit.

The Instruction Set Summary, shown in Table 19-2, lists the instructions recognized by the Microchip assembler (MPASMTM).

Section 19.1 provides a description of each instruction.

FIGURE 19-1:	GENERAL FORMAT FOR INSTRUCTIONS	
	Byte-oriented file register operations	Example Instruction
	15 10 9 8 7 0 OPCODE d a f (FILE #) d = 0 for result destination to be WREG register d = 1 for result destination to be file register (f) a = 0 to force Access Bank a = 1 for BSR to select bank f = 8-bit file register address	ADDWF MYREG, W, B
	Byte to Byte move operations (2-word)	
	15 12 11 0 OPCODE f (Source FILE #) 15 12 11 15 12 11 0 0 1111 f (Destination FILE #) 1111 1	MOVFF MYREG1, MYREG2
	Rit existed file register exercises	
	15 12 11 9 8 7 0 OPCODE b (BIT #) a f (FILE #) b = 3-bit position of bit in file register (f) a = 0 to force Access Bank o = 1 for BSB to coloret bank	BSF MYREG, bit, B
	f = 8-bit file register address	
	15 8 7 0	
	OPCODE k (literal) k = 8-bit immediate value	MOVLW 0x7F
	Control operations CALL, GOTO and Branch operations	
	15 8 7 0 OPCODE n<7:0> (literal) 15 12 11 0 1111 n<19:8> (literal)	GOTO Label
	n = 20-bit immediate value 15 8 7 0 OPCODE S n<7:0> (literal) 15 12 11 0 15 n<19:8> (literal) S = Fast bit	CALL MYFUNC
	15 11 10 0 OPCODE n<10:0> (literal) 0	BRA MYFUNC
	15 8 7 0 OPCODE n<7:0> (literal)	BC MYFUNC

BTG	Bit Toggle f			BOV	,	Branch if	Branch if Overflow			
Syntax:	[label] B	[label] BTG f,b[,a]			ax:	[label] B	[label] BOV n			
Operands:	$0 \le f \le 25$	5		Ope	Operands: $-128 \le n \le 127$					
	0 ≤ b < 7 a ∈ [0,1]			Ope	ration:	if overflow (PC) + 2 +	if overflow bit is '1' (PC) + 2 + 2n \rightarrow PC			
Operation:	$(\overline{f}) \to f$			Statu	us Affected:	d: None				
Status Affected:	ted: None			Enco	odina:	1110	0100 nn	nn nnnn		
Encoding:	0111	bbba f	fff ffff	Desc	crintion:	If the Ove	rflow hit is '1	' then the		
Description:	n: Bit 'b' in data memory location 'f' is inverted. If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value (default).		 Bit 'b' in data memory location 'f' is inverted. If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value (default). 			program will branch. The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC+2+2n. This instruction is then				
Words:	1				a two-cycl	e instruction				
Cycles:	1			Word	ds:	1				
Q Cycle Activity:				Cycl	es:	1(2)				
Q1	Q2	Q3	Q4	QC	Q Cycle Activity:					
Decode	Read register 'f'	Process Data	Write register 'f'	lf Ju	imp: Q1	Q2	Q3	Q4		
Example:	BTG 1	PORTC, 4,	0		Decode	Read literal 'n'	Process Data	Write to PC		
Before Instru	iction:				No	No	No	No		
PORTC	= 0111 (0101 [0x75]		IF NI	operation	operation	operation	operation		
After Instruction:					o Jump.	02	03	04		
PORTC	= 0110	0101 [0x65]			Decode	Q2 Read literal	Process	Q4		
					Decoue	'n'	Data	operation		

Example:	HERE	BOV	Jump
Before Instr	ruction =	address	(HERE)
After Instruc	ction		
If Ove PC If Ove PC	erflow = = erflow= =	1; address 0; address	(Jump) (HERE+2)

RETFIE	Return f	rom Inte	rrupt	
Syntax:	[label]	RETFIE	[s]	
Operands:	$s \in [0,1]$			
Operation:	$(TOS) \rightarrow PC,$ $1 \rightarrow GIE/GIEH \text{ or PEIE/GIEL},$ if s = 1 $(WS) \rightarrow WREG,$ $(STATUSS) \rightarrow STATUS,$ $(BSRS) \rightarrow BSR,$ PCLATU, PCLATH are unchanged.			
Status Affected:	GIE/GIE	H,PEIE/G	IEL.	
Encoding:	0000	0000	0001	000s
Description:	Return from Interrupt. Stack is popped and Top-of-Stack (TOS) is loaded into the PC. Interrupts are enabled by setting either the high or low priority global interrupt enable bit. If 's' = 1, the contents of the shadow registers WS, STATUSS and BSRS are loaded into their corresponding registers, WREG, STATUS and BSR. If 's' = 0, no update of these registers		k is TOS) is pts are he high upt ntents of oaded gisters, . If registers	
Words:	1			
Cycles:	2			
Q Cycle Activity:				
Q1	Q2	Q3		Q4

Q1	Q2	Q3	Q4
Decode	No	No	pop PC from
	operation	operation	stack
			Set GIEH or
			GIEL
No	No	No	No
operation	operation	operation	operation

Example: RETFIE 1

After Interrupt

PC	=	TOS
W	=	WS
BSR	=	BSRS
STATUS	=	STATUSS
GIE/GIEH,	PEIE/GIEL=	1

RET	LW	Return L	Return Literal to WREG			
Synt	ax:	[label]	RETLW	k		
Ope	rands:	$0 \le k \le 25$	5			
Ope	ration:	$k \rightarrow WRE$ (TOS) \rightarrow PCLATU,	$k \rightarrow WREG$, (TOS) $\rightarrow PC$, PCLATU, PCLATH are unchanged			
Statu	us Affected:	None				
Enco	oding:	0000	1100	kkk	.k	kkkk
Des	cription:	WREG is loaded with the eight-bit literal 'k'. The program counter is loaded from the top of the stack (the return address). The high address latch (PCLATH) remains unchanged.				
Wore	ds:	1				
Cycl	es:	2				
QC	ycle Activity:					
	Q1	Q2	Q3			Q4
	Decode	Read literal 'k'	Proce Data	SS A	pop F stacl to V	PC from k, Write VREG
	No	No	No	ion	0.00	No
	operation	operation	operat		ope	ration

Example:

```
CALL TABLE ; WREG contains table
; offset value
; WREG now has
; table value
:
TABLE
ADDWF PCL ; WREG = offset
RETLW k0 ; Begin table
RETLW k1 ;
:
RETLW kn ; End of table
```

Before Instruction

WREG	=	0x07
ILCE O		01107

After Instruction

WREG = value of kn

RLNCF	Rotate Left f (no carry)			
Syntax:	[label]	RLNCF	f [,d [,a	a]
Operands:	$0 \le f \le 25$ $d \in [0,1]$ $a \in [0,1]$	5		
Operation:	$(f < n >) \rightarrow$ $(f < 7 >) \rightarrow$	dest <n+1> dest<0></n+1>	>,	
Status Affected:	N,Z			
Encoding:	0100	01da	ffff	ffff
Description:	The conterrotated or the result is 1, the r ister 'f' (de Access B riding the the bank y BSR valu	ents of regi ne bit to the is placed i esult is sto efault). If 'a ank will be BSR value will be sele e (default) registe	ister 'f' e left. If in WRE red bad a' is 0, t e select e. If 'a' i ected as er f	are f'd' is 0, EG. If 'd' ck in reg- he ed, over- s 1, then s per the
Words:	1			
Cycles:	1			
Q Cycle Activity:				
Q1	Q2	Q3		Q4
Decode	Read register 'f'	Process Data	Wi dest	rite to ination
Example:	RLNCF	REG, 1	, 0	
Before Instruc	Before Instruction REG = 1010 1011			
After Instruction	`			

RRCF	Rotate Ri	ght f th	rougł	n Carry
Syntax:	[label]	RRCF	f [,d	[,a]
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$	5		
Operation:	$(f < n >) \rightarrow 0$ $(f < 0 >) \rightarrow 0$ $(C) \rightarrow des$	dest <n- C, st<7></n- 	1>,	
Status Affected:	C,N,Z			
Encoding:	0011	00da	fff	f ffff
	rotated on the Carry is placed i result is pl (default). I Bank will b the BSR v bank will b BSR value	e bit to Flag. If n WRE laced ba f 'a' is 0 be selec alue. If be selec e (defau ► reg	the rig 'd' is C G. If 'c ack in), the <i>i</i> cted, c 'a' is 1 cted as alt).	b), the result b), the result t' is 1, the register 'f' Access overriding 1, then the s per the
Words:	1			
Cycles:	1			
Q Cycle Activity:				
Q1	Q2	Q	3	Q4
Decode	Read register 'f'	Proce Data	ess a	Write to destination
Example:	RRCF	REG,	0, 0	
Before Instru	ction			

REG C	= =	1110 0	0110
After Instruc	ction		
REG	=	1110	0110
WREG	=	0111	0011
С	=	0	

22.0 DC AND AC CHARACTERISTICS GRAPHS AND TABLES

The graphs and tables provided in this section are for design guidance and are not tested.

The data presented in this section is a **statistical summary** of data collected on units from different lots over a period of time and matrix samples. 'Typical' represents the mean of the distribution at 25°C. 'Max' or 'min' represents (mean + 3σ) or (mean - 3σ) respectively, where σ is standard deviation, over the whole temperature range.



FIGURE 22-1: TYPICAL IDD vs. Fosc OVER VDD (HS MODE)





© 1999-2013 Microchip Technology Inc.



FIGURE 22-5: TYPICAL IDD vs. Fosc OVER VDD (XT MODE)





© 1999-2013 Microchip Technology Inc.

23.0 PACKAGING INFORMATION

23.1 Package Marking Information

28-Lead PDIP (Skinny DIP)



Example				
	PIC18C242-I/SP			

10117017

28-	Lead	SOIC	



Example



Legend	: XXX Y YY WW NNN @3 *	Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator (e3) can be found on the outer packaging for this package.
Note:	In the even be carried characters	nt the full Microchip part number cannot be marked on one line, it will d over to the next line, thus limiting the number of available for customer-specific information.

NOTES: