



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Obsolete
Core Processor	PIC
Core Size	8-Bit
Speed	40MHz
Connectivity	I²C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	33
Program Memory Size	32KB (16K x 16)
Program Memory Type	ОТР
EEPROM Size	-
RAM Size	1.5K x 8
Voltage - Supply (Vcc/Vdd)	4.2V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-TQFP
Supplier Device Package	44-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18c452-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# 1.0 DEVICE OVERVIEW

This document contains device specific information for the following four devices:

- 1. PIC18C242
- 2. PIC18C252
- 3. PIC18C442
- 4. PIC18C452

These devices come in 28-pin and 40-pin packages. The 28-pin devices do not have a Parallel Slave Port (PSP) implemented and the number of Analog-to-Digital (A/D) converter input channels is reduced to 5. An overview of features is shown in Table 1-1.

# The following two figures are device block diagrams sorted by pin count: 28-pin for Figure 1-1 and 40-pin for Figure 1-2. The 28-pin and 40-pin pinouts are listed in Table 1-2 and Table 1-3, respectively.

Features	PIC18C242	PIC18C252	PIC18C442	PIC18C452
Operating Frequency	DC - 40 MHz			
Program Memory (Bytes)	16K	32K	16K	32K
Program Memory (Instructions)	8192	16384	8192	16384
Data Memory (Bytes)	512	1536	512	1536
Interrupt Sources	16	16	17	17
I/O Ports	Ports A, B, C	Ports A, B, C	Ports A, B, C, D, E	Ports A, B, C, D, E
Timers	4	4	4	4
Capture/Compare/PWM Modules	2	2	2	2
Serial Communications	MSSP, Addressable USART	MSSP, Addressable USART	MSSP, Addressable USART	MSSP, Addressable USART
Parallel Communications	—	—	PSP	PSP
10-bit Analog-to-Digital Module	5 input channels	5 input channels	8 input channels	8 input channels
RESETS (and Delays)	POR, BOR, RESET Instruction, Stack Full, Stack Underflow (PWRT, OST)			
Programmable Low Voltage Detect	Yes	Yes	Yes	Yes
Programmable Brown-out Reset	Yes	Yes	Yes	Yes
Instruction Set	75 Instructions	75 Instructions	75 Instructions	75 Instructions
Packages	28-pin DIP 28-pin SOIC 28-pin JW	28-pin DIP 28-pin SOIC 28-pin JW	40-pin DIP 44-pin PLCC 44-pin TQFP 40-pin JW	40-pin DIP 44-pin PLCC 44-pin TQFP 40-pin JW

# TABLE 1-1: DEVICE FEATURES

# TABLE 2-2:CAPACITOR SELECTION FOR<br/>CRYSTAL OSCILLATORS

Ranges Tested:							
Mode	Freq	C1	C2				
LP	32.0 kHz	33 pF	33 pF				
	200 kHz	15 pF	15 pF				
XT	200 kHz	47-68 pF	47-68 pF				
	1.0 MHz	15 pF	15 pF				
	4.0 MHz	15 pF	15 pF				
HS	4.0 MHz	15 pF	15 pF				
	8.0 MHz	15-33 pF	15-33 pF				
	20.0 MHz	15-33 pF	15-33 pF				
These value	25.0 MHz	15-33 pF	15-33 pF				

**These values are for design guidance only.** See notes following this table.

Crystals Used						
32.0 kHz	Epson C-001R32.768K-A	± 20 PPM				
200 kHz	STD XTL 200.000kHz	± 20 PPM				
1.0 MHz	ECS ECS-10-13-1	± 50 PPM				
4.0 MHz	ECS ECS-40-20-1	± 50 PPM				
8.0 MHz	Epson CA-301 8.000M-C	± 30 PPM				
20.0 MHz	Epson CA-301 20.000M-C	± 30 PPM				

- **Note 1:** Higher capacitance increases the stability of the oscillator, but also increases the start-up time.
  - 2: Rs may be required in HS mode, as well as XT mode, to avoid overdriving crystals with low drive level specification.
  - 3: Since each resonator/crystal has its own characteristics, the user should consult the resonator/crystal manufacturer for appropriate values of external components or verify oscillator performance.

An external clock source may also be connected to the OSC1 pin in these modes, as shown in Figure 2-2.

### FIGURE 2-2: EXTERNAL CLOCK INPUT OPERATION (HS, XT OR LP CONFIGURATION)



# 2.3 RC Oscillator

For timing insensitive applications, the "RC" and "RCIO" device options offer additional cost savings. The RC oscillator frequency is a function of the supply voltage, the resistor (REXT) and capacitor (CEXT) values and the operating temperature. In addition to this, the oscillator frequency will vary from unit to unit due to normal process parameter variation. Furthermore, the difference in lead frame capacitance between package types will also affect the oscillation frequency, especially for low CEXT values. The user also needs to take into account variation due to tolerance of external R and C components used. Figure 2-3 shows how the R/C combination is connected.

In the RC oscillator mode, the oscillator frequency divided by 4 is available on the OSC2 pin. This signal may be used for test purposes or to synchronize other logic.

# FIGURE 2-3: RC OSCILLATOR MODE



The RCIO oscillator mode functions like the RC mode, except that the OSC2 pin becomes an additional general purpose I/O pin. The I/O pin becomes bit 6 of PORTA (RA6).

# 2.4 External Clock Input

The EC and ECIO oscillator modes require an external clock source to be connected to the OSC1 pin. The feedback device between OSC1 and OSC2 is turned off in these modes to save current. There is no oscillator start-up time required after a Power-on Reset or after a recovery from SLEEP mode.

In the EC oscillator mode, the oscillator frequency divided by 4 is available on the OSC2 pin. This signal may be used for test purposes or to synchronize other logic. Figure 2-4 shows the pin connections for the EC oscillator mode.



Fosc/4 -

The ECIO oscillator mode functions like the EC mode, except that the OSC2 pin becomes an additional general purpose I/O pin. The I/O pin becomes bit 6 of PORTA (RA6). Figure 2-5 shows the pin connections for the ECIO oscillator mode.

OSC2

### FIGURE 2-6: PLL BLOCK DIAGRAM

#### FIGURE 2-5:

#### EXTERNAL CLOCK INPUT OPERATION (ECIO CONFIGURATION)



# 2.5 HS/PLL

A Phase Locked Loop circuit is provided as a programmable option for users that want to multiply the frequency of the incoming crystal oscillator signal by 4. For an input clock frequency of 10 MHz, the internal clock frequency will be multiplied to 40 MHz. This is useful for customers who are concerned with EMI due to high frequency crystals.

The PLL can only be enabled when the oscillator configuration bits are programmed for HS mode. If they are programmed for any other mode, the PLL is not enabled and the system clock will come directly from OSC1.

The PLL is one of the modes of the FOSC<2:0> configuration bits. The oscillator mode is specified during device programming.

A PLL lock timer is used to ensure that the PLL has locked before device execution starts. The PLL lock timer has a time-out that is called TPLL.



# 6.0 8 X 8 HARDWARE MULTIPLIER

# 6.1 Introduction

An 8 x 8 hardware multiplier is included in the ALU of the PIC18CXX2 devices. By making the multiply a hardware operation, it completes in a single instruction cycle. This is an unsigned multiply that gives a 16-bit result. The result is stored into the 16-bit product register pair (PRODH:PRODL). The multiplier does not affect any flags in the ALUSTA register. Making the 8 x 8 multiplier execute in a single cycle gives the following advantages:

- Higher computational throughput
- Reduces code size requirements for multiply algorithms

The performance increase allows the device to be used in applications previously reserved for Digital Signal Processors.

Table 6-1 shows a performance comparison between enhanced devices using the single cycle hardware multiply, and performing the same function without the hardware multiply.

		Program	Cycles (Max)	Time		
Routine	Multiply Method	Memory (Words)		@ 40 MHz	@ 10 MHz	@ 4 MHz
	Without hardware multiply		69	6.9 μs	27.6 μs	69 μs
8 x 8 unsigned	Hardware multiply	1	1	100 ns	400 ns	1 μs
8 x 8 signed	Without hardware multiply	33	91	9.1 μs	36.4 μs	91 μs
	Hardware multiply	6	6	600 ns	2.4 μs	6 μs
40 · · · 40 · · · · · · · · · · · ·	Without hardware multiply	21	242	24.2 μs	96.8 μs	242 μs
16 x 16 unsigned	Hardware multiply	24	24	2.4 μs	9.6 μs	24 μs
16 x 16 signed	Without hardware multiply	52	254	25.4 μs	102.6 μs	254 μs
	Hardware multiply	36	36	3.6 μs	14.4 μs	36 μs

# TABLE 6-1: PERFORMANCE COMPARISON

# 6.2 Operation

Example 6-1 shows the sequence to do an  $8 \times 8$  unsigned multiply. Only one instruction is required when one argument of the multiply is already loaded in the WREG register.

Example 6-2 shows the sequence to do an 8 x 8 signed multiply. To account for the sign bits of the arguments, each argument's Most Significant bit (MSb) is tested and the appropriate subtractions are done.

# EXAMPLE 6-1: 8 x 8 UNSIGNED MULTIPLY ROUTINE

MOVF	ARG1, W	;
MULWF	ARG2	; ARG1 * ARG2 ->
		; PRODH:PRODL

# EXAMPLE 6-2: 8 x 8 SIGNED MULTIPLY ROUTINE

MOVF	ARG1,	W	
MULWF	ARG2		; ARG1 * ARG2 ->
			; PRODH:PRODL
BTFSC	ARG2,	SB	; Test Sign Bit
SUBWF	PRODH,	F	; PRODH = PRODH
			; - ARG1
MOVF	ARG2,	W	
BTFSC	ARG1,	SB	; Test Sign Bit
SUBWF	PRODH,	F	; PRODH = PRODH
			; – ARG2

Example 6-3 shows the sequence to do a 16 x 16 unsigned multiply. Equation 6-1 shows the algorithm that is used. The 32-bit result is stored in four registers, RES3:RES0.

### EQUATION 6-1: 16 x 16 UNSIGNED MULTIPLICATION ALGORITHM

RES3:RES0 = ARG1H:ARG1L • ARG2H:ARG2L

- $(ARG1H \bullet ARG2H \bullet 2^{16}) +$  $(ARG1H \bullet ARG2L \bullet 2^{8}) +$  $(ARG1L \bullet ARG2H \bullet 2^{8}) +$ 
  - (ARG1L ARG2L)

REGISTER 7-5:	PERIPHERAL INTERRUPT REQUEST (FLAG) REGISTER 2 (PIR2)	
REGISTER 7-5.	FERIFIERAL INTERROFT REQUEST (FLAG) REGISTER 2 (FIR2)	

- n = Value at POR reset '1' = Bit is set

				•	•	•				
	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0		
	—		—	—	BCLIF	LVDIF	TMR3IF	CCP2IF		
	bit 7							bit 0		
bit 7-4	Unimpleme	ented: Read	as '0'							
bit 3	BCLIF: Bus	Collision Int	terrupt Flag l	bit						
			•	e cleared in	software)					
		collision occ								
bit 2		Voltage Det	•	•						
		0		l (must be cl		,				
L 14 A		<ul> <li>0 = The device voltage is above the Low Voltage Detect trip point</li> <li>TMR3IF: TMR3 Overflow Interrupt Flag bit</li> </ul>								
bit 1			-	-	n aaftwara)					
		<ul> <li>1 = TMR3 register overflowed (must be cleared in software)</li> <li>0 = TMR3 register did not overflow</li> </ul>								
bit 0		CCP2IF: CCPx Interrupt Flag bit								
bit 0	Capture mode:									
	1 = A TMR1 register capture occurred (must be cleared in software)									
	0 = No TMR1 register capture occurred									
	Compare m									
		•	•	n occurred (n	nust be clea	red in softv	vare)			
	0 = NO T MF PWM mode	R1 register c	ompare mate	ch occurred						
	Unused in t	_								
	Legend:									
	R = Readal	ble bit	W = Writ	able bit	U = Unim	olemented	bit, read as	'0'		

'0' = Bit is cleared

x = Bit is unknown

# 12.2 Timer1 Oscillator

The Timer1 oscillator may be used as the clock source for Timer3. The Timer1 oscillator is enabled by setting the T1OSCEN (T1CON<3>) bit. The oscillator is a low power oscillator rated up to 200 KHz. See Section 10.0 for further details.

# 12.3 Timer3 Interrupt

The TMR3 Register pair (TMR3H:TMR3L) increments from 0000h to FFFFh and rolls over to 0000h. The TMR3 interrupt, if enabled, is generated on overflow which is latched in interrupt flag bit TMR3IF (PIR2<1>). This interrupt can be enabled/disabled by setting/clearing TMR3 interrupt enable bit, TMR3IE (PIE2<1>).

# 12.4 Resetting Timer3 Using a CCP Trigger Output

If the CCP module is configured in Compare mode to generate a "special event trigger" (CCP1M3:CCP1M0 = 1011), this signal will reset Timer3.

Note:	The special event triggers from the CCP					
	module will not set interrupt flag bit					
	TMR3IF (PIR1<0>).					

Timer3 must be configured for either Timer or Synchronized Counter mode to take advantage of this feature. If Timer3 is running in Asynchronous Counter mode, this RESET operation may not work. In the event that a write to Timer3 coincides with a special event trigger from CCP1, the write will take precedence. In this mode of operation, the CCPR1H:CCPR1L registers pair effectively becomes the period register for Timer3.

#### Value on Value on Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 POR. all other BOR RESETS GIE/ PEIE/ INTCON TMR0IE **INTOIE** RBIE TMR0IF **INT0IF** RBIF 0000 000x 0000 000u GIEH GIEL PIR2 BCLIF LVDIF CCP2IF TMR3IF 0000 0000 0000 0000 PIE2 \_ \_ BCLIE LVDIE TMR3IE CCP2IE 0000 0000 0000 0000 IPR2 BCLIP LVDIP TMR3IP CCP2IP 0000 0000 0000 0000 TMR3L Holding Register for the Least Significant Byte of the 16-bit TMR3 Register XXXX XXXX uuuu uuuu TMR3H Holding Register for the Most Significant Byte of the 16-bit TMR3 Register XXXX XXXX uuuu uuuu T1CON **RD16** T1CKPS1 T1CKPS0 T1OSCEN T1SYNC TMR1CS TMR1ON --00 0000 --uu uuuu T3CON T3SYNC **RD16** T3CCP2 T3CKPS1 T3CKPS0 T3CCP1 TMR3CS TMR3ON -000 0000 -uuu uuuu

# TABLE 12-1: REGISTERS ASSOCIATED WITH TIMER3 AS A TIMER/COUNTER

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the Timer1 module.

NOTES:

### REGISTER 14-2: SSPCON1: MSSP CONTROL REGISTER1

	R/W-0							
ſ	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0
	bit 7							bit 0

bit 7 WCOL: Write Collision Detect bit

Master mode:

- 1 = A write to the SSPBUF register was attempted while the I<sup>2</sup>C conditions were not valid for a transmission to be started
- $0 = No \ collision$

Slave mode:

- 1 = The SSPBUF register is written while it is still transmitting the previous word (must be cleared in software)
- 0 = No collision

bit 6 **SSPOV:** Receive Overflow Indicator bit

#### In SPI mode:

- 1 = A new byte is received while the SSPBUF register is still holding the previous data. In case of overflow, the data in SSPSR is lost. Overflow can only occur in Slave mode. In Slave mode, the user must read the SSPBUF, even if only transmitting data to avoid
  - In Slave mode, the user must read the SSPBUF, even if only transmitting data to avoid setting overflow.

In Master mode, the overflow bit is not set, since each new reception (and transmission) is initiated by writing to the SSPBUF register (must be cleared in software).

## 0 = No overflow

In I<sup>2</sup>C mode:

- 1 = A byte is received while the SSPBUF register is still holding the previous byte. SSPOV is a "don't care" in Transmit mode (must be cleared in software).
- 0 = No overflow

bit 5

#### SSPEN: Synchronous Serial Port Enable bit

In both modes when enabled, these pins must be properly configured as input or output. In SPI mode:

- 1 = Enables serial port and configures SCK, SDO, SDI, and SS as the source of the serial port pins
- 0 = Disables serial port and configures these pins as I/O port pins

#### In I<sup>2</sup>C mode:

- 1 = Enables the serial port and configures the SDA and SCL pins as the source of the serial port pins
- 0 = Disables serial port and configures these pins as I/O port pins

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented I	oit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown



# 14.4.5 BAUD RATE GENERATOR

In I<sup>2</sup>C Master mode, the reload value for the BRG is located in the lower 7 bits of the SSPADD register (Figure 14-14). When the BRG is loaded with this value, the BRG counts down to 0 and stops until another reload has taken place. The BRG count is dec-

remented twice per instruction cycle (Tcr) on the Q2 and Q4 clocks. In  $I^2C$  Master mode, the BRG is reloaded automatically. If Clock Arbitration is taking place, for instance, the BRG will be reloaded when the SCL pin is sampled high (Figure 14-15).









# 14.4.16.2 Bus Collision During a Repeated START Condition

During a Repeated START condition, a bus collision occurs if:

- a) A low level is sampled on SDA when SCL goes from low level to high level.
- b) SCL goes low before SDA is asserted low, indicating that another master is attempting to transmit a data '1'.

When the user de-asserts SDA and the pin is allowed to float high, the BRG is loaded with SSPADD<6:0> and counts down to 0. The SCL pin is then de-asserted, and when sampled high, the SDA pin is sampled.

If SDA is low, a bus collision has occurred (i.e., another master is attempting to transmit a data '0', Figure 14-27). If SDA is sampled high, the BRG is

reloaded and begins counting. If SDA goes from high to low before the BRG times out, no bus collision occurs because no two masters can assert SDA at exactly the same time.

If SCL goes from high to low before the BRG times out and SDA has not already been asserted, a bus collision occurs. In this case, another master is attempting to transmit a data '1' during the Repeated START condition, Figure 14-28.

If, at the end of the BRG time-out, both SCL and SDA are still high, the SDA pin is driven low and the BRG is reloaded and begins counting. At the end of the count, regardless of the status of the SCL pin, the SCL pin is driven low and the Repeated START condition is complete.





# FIGURE 14-28: BUS COLLISION DURING REPEATED START CONDITION (CASE 2)



# 15.1 USART Baud Rate Generator (BRG)

The BRG supports both the Asynchronous and Synchronous modes of the USART. It is a dedicated 8-bit baud rate generator. The SPBRG register controls the period of a free running 8-bit timer. In Asynchronous mode, bit BRGH (TXSTA<2>) also controls the baud rate. In Synchronous mode, bit BRGH is ignored. Table 15-1 shows the formula for computation of the baud rate for different USART modes, which only apply in Master mode (internal clock).

Given the desired baud rate and FOSC, the nearest integer value for the SPBRG register can be calculated using the formula in Table 15-1. From this, the error in baud rate can be determined. Example 15-1 shows the calculation of the baud rate error for the following conditions:

- Fosc = 16 MHz
- Desired Baud Rate = 9600
- BRGH = 0
- SYNC = 0

It may be advantageous to use the high baud rate (BRGH = 1), even for slower baud clocks. This is because the FOSC/(16(X + 1)) equation can reduce the baud rate error in some cases.

Writing a new value to the SPBRG register causes the BRG timer to be reset (or cleared). This ensures the BRG does not wait for a timer overflow before outputting the new baud rate.

## 15.1.1 SAMPLING

The data on the RC7/RX/DT pin is sampled three times by a majority detect circuit to determine if a high or a low level is present at the RX pin.

# EXAMPLE 15-1: CALCULATING BAUD RATE ERROR

Desired Baud Rate	= Fosc / (64 (X + 1))
Solving for X:	
X X X	= ((Fosc / Desired Baud rate) / 64) - 1 = ((16000000 / 9600) / 64) - 1 = [25.042] = 25
Calculated Baud Rate	= 1600000 / (64 (25 + 1)) = 9615
Error	<ul> <li><u>(Calculated Baud Rate - Desired Baud Rate)</u> Desired Baud Rate</li> <li>(9615 - 9600) / 9600</li> <li>0.16%</li> </ul>

### TABLE 15-1: BAUD RATE FORMULA

SYNC	BRGH = 0 (Low Speed)	BRGH = 1 (High Speed)
0	(Asynchronous) Baud Rate = Fosc/(64(X+1))	Baud Rate = Fosc/(16(X+1))
1	(Synchronous) Baud Rate = Fosc/(4(X+1))	NA

Legend: X = value in SPBRG (0 to 255)

# TABLE 15-2: REGISTERS ASSOCIATED WITH BAUD RATE GENERATOR

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other RESETS
TXSTA	CSRC	TX9	TXEN	SYNC	—	BRGH	TRMT	TX9D	0000 -010	0000 -010
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 -00x	0000 -00x
SPBRG	Baud Ra	te Gener	ator Regi	ster					0000 0000	0000 0000

Legend: x = unknown, - = unimplemented, read as '0'. Shaded cells are not used by the BRG.



# FIGURE 15-6: SYNCHRONOUS TRANSMISSION

# FIGURE 15-7: SYNCHRONOUS TRANSMISSION (THROUGH TXEN)



BNC	;	Branch if	Not Carry		BNN	I	Branch if	Not Nega	tive		
Synt	ax:	[ <i>label</i> ] BNC n		Synt	ax:	[label] B	•				
	rands:	-128 < n <				rands:		-128 ≤ n ≤ 127			
•	ration:	if carry bit (PC) + 2 +			•	ration:	0	if negative bit is '0' (PC) + 2 + 2n $\rightarrow$ PC			
Statu	is Affected:	None			Statu	us Affected:	None				
Enco	oding:	1110	0011 nn	nn nnnn	Enco	oding:	1110	0111 r	ınnn	nnnn	
Desc	cription:	gram will b The 2's co added to t have incre instruction PC+2+2n.	mplement n he PC. Sinc mented to fe	umber '2n' is the PC will etch the next Idress will be ction is then	Desc	cription:	program v The 2's co added to t have incre instruction PC+2+2n	ative bit is will branch. omplement he PC. Sin emented to h, the new a . This instri e instruction	numbo nce the fetch addres	er '2n' is e PC will the next s will be	
Word	ds:	1			Wore	ds:	1				
Cycl	es:	1(2)			Cycl	es:	1(2)				
	ycle Activity: imp:	:				ycle Activity					
-	Q1	Q2	Q3	Q4		Q1	Q2	Q3		Q4	
	Decode	Read literal 'n'	Process Data	Write to PC		Decode	Read literal 'n'	Process Data	Wri	te to PC	
	No operation	No operation	No operation	No operation		No operation	No operation	No operation	op	No eration	
lf No	o Jump:	oporation	oporation	oporation	lf N	o Jump:	oporation	oporation	00	oration	
	Q1	Q2	Q3	Q4		Q1	Q2	Q3		Q4	
	Decode	Read literal 'n'	Process Data	No operation		Decode	Read literal 'n'	Process Data	ор	No eration	
	n <u>ple</u> : Before Instru PC After Instruc	= ad	BNC Jump dress (HER			nple: Before Instru PC After Instruc	= ac	BNN Jun Idress (HI	-		
If Carry = 0; PC = address (Jump) If Carry = 1; PC = address (HERE+2)				If Neg PC If Neg PC	ative= 0; = ac ative= 1;	ldress (Ju	-				

TBL	wт	Table Wr	rite		TBLWT	Table Write	(Continued)
Synt	ax:	[ label ]	TBLWT	( *; *+; *-; +*)	Example 1:	TBLWT *+;	
Ope	rands:	None			Before Inst	truction	
Ope	ration:	if TBLWT	*,		TABLA TBLPT		0x55 0x00A356
- 1 -				og Mem (TBLPTR)		R = Y(0x00A356) =	0x00A356 0xFF
			Iding Regi		After Instru	uctions (table write	completion)
			TR - No C	hange;	TABLA TBLPT		0x55 0x00A357
		if TBLWT (TABI		og Mem (TBLPTR)		$X = 1000 \times 1000 \times 1000 \times 1000 \times 1000 \times 1000 \times 10000 \times 100000 \times 100000000$	0x55
			Iding Regi		Example 2:	TBLWT +*;	
			PTR) +1 →	TBLPTR;	Before Inst	truction	
		if TBLWT			TABLA		0x34
			ding Regin	og Mem (TBLPTR)	TBLPT MEMOR	R = Y(0x01389A) =	0x01389A 0xFF
			PTR) -1 $\rightarrow$			Y(0x01389B) =	0xFF
		if TBLWT	+*,		After Instru TABLA	uction (table write co T =	0x34
			$PTR$ ) +1 $\rightarrow$		TBLPT	'R =	0x01389B
				og Mem (TBLPTR)		Y(0x01389A) = Y(0x01389B) =	0xFF 0x34
Ctot	us Affected:		Iding Regis	ster,			
				0000 11			
Enco	oding:	0000	0000	0000 11nn nn=0 *			
				=1 *+			
				=2 *-			
Dee		This is sto		=3 +*			
Desc	cription:			sed to program the n Memory (P.M.).			
				bit pointer) points			
				program memory.			
				byte address			
		-		he TBLPTR			
			location to	of the program			
		-		:Least Significant			
				n Memory Word			
		-	-	:Most Significant			
				n Memory Word			
				on can modify the			
		<ul> <li>no cha</li> </ul>	TBLPTR as	5 10110 w 5.			
		<ul> <li>post-in</li> </ul>	-				
		<ul> <li>post-de</li> </ul>					
		<ul> <li>pre-inc</li> </ul>					
Word	ds:	1					
Cycl			if long write	e is to on-chip			
Cych			program m	•			
QC	ycle Activit			• /			
	Q1	Q2	Q3	Q4			
	Decode	No	No	No			
		operation	operation	operation			

No

operation

No

operation

(Read TABLAT) No

operation

No operation (Write to Holding

Register or Memory)

тзт	FSZ	p if 0					
Synt	ax:	[label] T	[label] TSTFSZ f[,a]				
Ope	rands:	$0 \le f \le 255$	5				
		a ∈ [0,1]					
Ope	ration:	skip if f = 0	)				
Statu	us Affected:	None					
Enco	oding:	0110	011a ff	ff	ffff		
Desc	cription:	fetched du tion execu NOP is exe cycle instr Access Ba riding the then the b	ie next instru- iring the cur ition, is disc ecuted, mak uction. If 'a' ank will be s BSR value. ank will be s SR value (de	rent arde ing th is 0, elect If 'a' selec	instruc- d and a his a two- the ed, over- is 1, ted as		
Word	ds:	1					
Cycles:			1(2) Note: 3 cycles if skip and followed by a 2-word instruction.				
QC	ycle Activity:						
	Q1	Q2	Q3		Q4		
	Decode	Read	Process		No		
lf sk	rin:	register 'f'	Data	op	peration		
11 51	ωρ. Q1	Q2	Q3		Q4		
1	No	No	No		No		
	operation	operation	operation	op	peration		
lf sk	ip and follow	ed by 2-wor	d instructior	:			
1	Q1	Q2	Q3	1	Q4		
	No	No	No		No		
	operation No	operation No	operation No	ot	beration No		
	operation	operation	operation	op	peration		
<u>Exar</u>	nple:	HERE NZERO ZERO :	ISTFSZ CN :	T, 1			
	Before Instru PC = Ad	l <b>ction</b> ldress (HERE	)				
	After Instruct	ion					
	If CNT PC If CNT PC	= Ad ≠ 0x	00, dress (ZEF 00, dress (NZF				

XOR	DRLW Exclusive OR literal with WREG						
Synt	Syntax: [label] XORLW k						
Ope	rands:	$0 \le k \le 2$	55				
Ope	ration:	(WREG)	.XOR. k	$\rightarrow$ WRE	G		
Statu	us Affected:	N,Z					
Enco	oding:	0000	1010	kkkk	kkkk		
Des	cription:	The cont XORed v The resu	vith the 8	3-bit liter	al 'k'.		
Wor	ds:	1	1				
Cycl	es:	1					
QC	ycle Activity:						
	Q1	Q2 Q3 Q4					
	Decode	Read literal 'k'	Proce: Data		Vrite to VREG		

Example:

XORLW 0xAF

Before Instruction WREG = 0xB5 After Instruction WREG = 0x1A

# 21.1 DC Characteristics (Continued)

PIC18LC (Indus				ard Op ting terr			itions (unless otherwise stated) -40°C $\leq$ TA $\leq$ +85°C for industrial
PIC18CXX2 (Industrial, Extended)			Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended				
Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions
	IPD	Power-down Current <sup>(3)</sup>					
D020		PIC18LCXX2	_	<.5 —	2 4	μΑ μΑ	VDD = 2.5V, -40°C to +85°C VDD = 5.5V, -40°C to +85°C
D020 D021B		PIC18CXX2		<1 — —	3 4 15 20	μΑ μΑ μΑ μΑ	VDD = 4.2V, -40°C to +85°C VDD = 5.5V, -40°C to +85°C VDD = 4.2V, -40°C to +125°C VDD = 5.5V, -40°C to +125°C
		Module Differential Cur	rent				
D022	$\Delta$ Iwdt	Watchdog Timer PIC18LCXX2	_		1 15	μΑ μΑ	VDD = 2.5V VDD = 5.5V
D022		Watchdog Timer PIC18CXX2		_	15 20	μΑ μΑ	VDD = 5.5V, -40°C to +85°C VDD = 5.5V, -40°C to +125°C
D022A	ΔIBOR	Brown-out Reset PIC18LCXX2			45	μA	VDD = 2.5V
D022A		Brown-out Reset PIC18CXX2			50 50	μΑ μΑ	VDD = 5.5V, -40°C to +85°C VDD = 5.5V, -40°C to +125°
D022B	ΔILVD	Low Voltage Detect PIC18LCXX2	—	_	45	μΑ	VDD = 2.5V
D022B		Low Voltage Detect PIC18CXX2		_	50 50	μΑ μΑ	VDD = 4.2V, -40°C to +85°C VDD = 4.2V, -40°C to +125°C
D025	∆loscв	Timer1 Oscillator PIC18LCXX2		_	15	μΑ	VDD = 2.5V
D025		Timer1 Oscillator PIC18CXX2			100 120	μΑ μΑ	VDD = 4.2V, -40°C to +85°C VDD = 4.2V, -40°C to +125°C

Legend: Shading of rows is to assist in readability of the table.

Note 1: This is the limit to which VDD can be lowered in SLEEP mode, or during a device RESET, without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

- OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD
- MCLR = VDD; WDT enabled/disabled as specified.
- 3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD or Vss, and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR,...).
- 4: For RC osc configuration, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in kOhm.

# 21.3.3 TIMING DIAGRAMS AND SPECIFICATIONS



# TABLE 21-4: EXTERNAL CLOCK TIMING REQUIREMENTS

Param. No.	Symbol	Characteristic	Min	Max	Units	Conditions
1A	Fosc	External CLKIN	DC	4	MHz	XT osc
		Frequency <sup>(1)</sup>	DC	25	MHz	HS osc
			4	10	MHz	HS + PLL osc
			DC	40	kHz	LP osc
			DC	40	MHz	EC, ECIO
		Oscillator Frequency <sup>(1)</sup>	DC	4	MHz	RC osc
			0.1	4	MHz	XT osc
			4	25	MHz	HS osc
			4	10	MHz	HS + PLL osc
			5	200	kHz	LP osc mode
1	Tosc	External CLKIN Period <sup>(1)</sup>	250	_	ns	XT and RC osc
			40	—	ns	HS osc
			100	250	ns	HS + PLL osc
			25	—	μs	LP osc
			25	_	ns	EC, ECIO
		Oscillator Period <sup>(1)</sup>	250	_	ns	RC osc
			250	10,000	ns	XT osc
			25	250	ns	HS osc
			100	250	ns	HS + PLL osc
			25	_	μS	LP osc
2	TCY	Instruction Cycle Time <sup>(1)</sup>	100		ns	Tcy = 4/Fosc
3	TosL,	External Clock in (OSC1)	30		ns	XT osc
	TosH	High or Low Time	2.5	—	μs	LP osc
			10	—	ns	HS osc
4	TosR,	External Clock in (OSC1)		20	ns	XT osc
	TosF	Rise or Fall Time	—	50	ns	LP osc
			—	7.5	ns	HS osc

**Note 1:** Instruction cycle period (TCY) equals four times the input oscillator time-base period for all configurations except PLL. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKIN pin. When an external clock input is used, the "max." cycle time limit is "DC" (no clock) for all devices.



TABLE 21-17:	MASTER SSP I <sup>2</sup> C E	<b>BUS START/STOP</b>	BITS REQUIREMENTS
--------------	-------------------------------	-----------------------	-------------------

Param. No.	Symbol	Characteristic		Min	Max	Units	Conditions
90	TSU:STA	START condition	100 kHz mode	2(Tosc)(BRG + 1)	_	ns	Only relevant for
		Setup time	400 kHz mode	2(Tosc)(BRG + 1)	_		Repeated START condition
			1 MHz mode <sup>(1)</sup>	2(Tosc)(BRG + 1)	_		Condition
91	THD:STA	START condition	100 kHz mode	2(Tosc)(BRG + 1)	_	ns	After this period the
		Hold time	400 kHz mode	2(Tosc)(BRG + 1)	_		first clock pulse is
			1 MHz mode <sup>(1)</sup>	2(Tosc)(BRG + 1)	_		generated
92	Tsu:sto	STOP condition	100 kHz mode	2(Tosc)(BRG + 1)	_	ns	
		Setup time	400 kHz mode	2(Tosc)(BRG + 1)	_		
			1 MHz mode <sup>(1)</sup>	2(Tosc)(BRG + 1)	_		
93	THD:STO	STOP condition	100 kHz mode	2(Tosc)(BRG + 1)	_	ns	
		Hold time	400 kHz mode	2(Tosc)(BRG + 1)		]	
			1 MHz mode <sup>(1)</sup>	2(Tosc)(BRG + 1)	_		

**Note 1:** Maximum pin capacitance = 10 pF for all  $I^2C$  pins.

STOP Condition Receive or Transmit143
Time-out Sequence on Power-up
USART Asynchronous Master Transmission 156
USART Asynchronous Reception
USART Synchronous Reception161
USART Synchronous Transmission
Wake-up from SLEEP via Interrupt 186
Timing Diagrams and Specifications
A/D Conversion262
Brown-out Reset (BOR)248
Capture/Compare/PWM (CCP)
CLKOUT and I/O247
External Clock246
I <sup>2</sup> C Bus Data257
I <sup>2</sup> C Bus START/STOP Bits256
Oscillator Start-up Timer (OST)248
Parallel Slave Port (PSP)251
Power-up Timer (PWRT)248
RESET248
Timer0 and Timer1249
USART Synchronous Receive
(Master/Slave)260
USART SynchronousTransmission
(Master/Slave)260
Watchdog Timer (WDT)248
TRISE Register
PSPMODE Bit
TSTFSZ
Two-Word Instructions
Example Cases41
TXSTA Register
BRGH Bit151

# U

Universal Synchronous Asynchronous Receiver	
Transmitter. See USART.	
USART	149
Asynchronous Mode	155
Associated Registers, Receive	158
Associated Registers, Transmit	156
Master Transmission	156
Receive Block Diagram	157
Receiver	157
Reception	158
Transmit Block Diagram	155
Transmitter	155

Baud Rate Generator (BRG)	. 151
Associated Registers	. 151
Baud Rate Error, Calculating	
Baud Rate Formula	
Baud Rates, Asynchronous Mode	
(BRGH = 0)	. 153
Baud Rates, Asynchronous Mode	
(BRGH = 1)	. 154
Baud Rates, Synchronous Mode	
High Baud Rate Select (BRGH Bit)	
Sampling	
RCSTA Register	
Serial Port Enable (SPEN Bit)	
Synchronous Master Mode	. 159
Associated Registers, Reception	. 161
Associated Registers, Transmit	. 159
Reception	. 161
Timing Diagram, Synchronous Receive	. 260
Timing Diagram, Synchronous	
Transmission	260
Transmission	. 160
Associated Registers	. 159
Synchronous Slave Mode	. 162
Associated Registers, Receive	. 163
Associated Registers, Transmit	. 162
Reception	. 163
Transmission	. 162
TXSTA Register	. 149

# W

Wake-up from SLEEP 179, 185
Timing Diagram 186
Using Interrupts 185
Watchdog Timer (WDT) 179, 183
Associated Registers 184
Block Diagram
Postscaler
Programming Considerations
RC Oscillator
Time-out Period183
Timing Diagram 248
Waveform for General Call Address Sequence 133
WCOL 137, 139, 142
WCOL Status Flag 137
WDT
WWW, On-Line Support5

# Х

XORLW	 227
XORWF	 228