

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Product Status | Obsolete |
|----------------------------|--|
| Core Processor | PIC |
| Core Size | 8-Bit |
| Speed | 40MHz |
| Connectivity | I ² C, SPI, UART/USART |
| Peripherals | Brown-out Detect/Reset, LVD, POR, PWM, WDT |
| Number of I/O | 33 |
| Program Memory Size | 32KB (16K x 16) |
| Program Memory Type | EPROM, UV |
| EEPROM Size | - |
| RAM Size | 1.5K x 8 |
| Voltage - Supply (Vcc/Vdd) | 4.2V ~ 5.5V |
| Data Converters | A/D 8x10b |
| Oscillator Type | External |
| Operating Temperature | 0°C ~ 70°C (TA) |
| Mounting Type | Through Hole |
| Package / Case | 40-CDIP (0.600", 15.24mm) Window |
| Supplier Device Package | 40-Cerdip |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/pic18c452-jw |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TABLE 2-2:CAPACITOR SELECTION FOR
CRYSTAL OSCILLATORS

| Frea | | |
|-------------|--|---|
| | C1 | C2 |
| 32.0 kHz | 33 pF | 33 pF |
| 200 kHz | 15 pF | 15 pF |
| 200 kHz | 47-68 pF | 47-68 pF |
| 1.0 MHz | 15 pF | 15 pF |
| 4.0 MHz | 15 pF | 15 pF |
| 4.0 MHz | 15 pF | 15 pF |
| 8.0 MHz | 15-33 pF | 15-33 pF |
| 20.0 MHz | 15-33 pF | 15-33 pF |
| 25.0 MHz | 15-33 pF | 15-33 pF |
| | 32.0 kHz 200 kHz 200 kHz 1.0 MHz 4.0 MHz 4.0 MHz 8.0 MHz 20.0 MHz 25.0 MHz | 11eq 01 32.0 kHz 33 pF 200 kHz 15 pF 200 kHz 47-68 pF 1.0 MHz 15 pF 4.0 MHz 15 pF 8.0 MHz 15 pF 20.0 15-33 pF 20.0 15-33 pF MHz 15-33 pF 25.0 15-33 pF MHz 15-33 pF |

These values are for design guidance only. See notes following this table.

| Crystals Used | | | | | | | | |
|---------------|------------------------|----------|--|--|--|--|--|--|
| 32.0 kHz | Epson C-001R32.768K-A | ± 20 PPM | | | | | | |
| 200 kHz | STD XTL 200.000kHz | ± 20 PPM | | | | | | |
| 1.0 MHz | ECS ECS-10-13-1 | ± 50 PPM | | | | | | |
| 4.0 MHz | ECS ECS-40-20-1 | ± 50 PPM | | | | | | |
| 8.0 MHz | Epson CA-301 8.000M-C | ± 30 PPM | | | | | | |
| 20.0 MHz | Epson CA-301 20.000M-C | ± 30 PPM | | | | | | |

- **Note 1:** Higher capacitance increases the stability of the oscillator, but also increases the start-up time.
 - 2: Rs may be required in HS mode, as well as XT mode, to avoid overdriving crystals with low drive level specification.
 - 3: Since each resonator/crystal has its own characteristics, the user should consult the resonator/crystal manufacturer for appropriate values of external components or verify oscillator performance.

An external clock source may also be connected to the OSC1 pin in these modes, as shown in Figure 2-2.

FIGURE 2-2: EXTERNAL CLOCK INPUT OPERATION (HS, XT OR LP CONFIGURATION)



2.3 RC Oscillator

For timing insensitive applications, the "RC" and "RCIO" device options offer additional cost savings. The RC oscillator frequency is a function of the supply voltage, the resistor (REXT) and capacitor (CEXT) values and the operating temperature. In addition to this, the oscillator frequency will vary from unit to unit due to normal process parameter variation. Furthermore, the difference in lead frame capacitance between package types will also affect the oscillation frequency, especially for low CEXT values. The user also needs to take into account variation due to tolerance of external R and C components used. Figure 2-3 shows how the R/C combination is connected.

In the RC oscillator mode, the oscillator frequency divided by 4 is available on the OSC2 pin. This signal may be used for test purposes or to synchronize other logic.

FIGURE 2-3: RC OSCILLATOR MODE



The RCIO oscillator mode functions like the RC mode, except that the OSC2 pin becomes an additional general purpose I/O pin. The I/O pin becomes bit 6 of PORTA (RA6).

3.1 Power-on Reset (POR)

A Power-on Reset pulse is generated on-chip when VDD rise is detected. To take advantage of the POR circuitry, just tie the MCLR pin directly (or through a resistor) to VDD. This will eliminate external RC components usually needed to create a Power-on Reset delay. A minimum rise rate for VDD is specified (parameter D004). For a slow rise time, see Figure 3-2.

When the device starts normal operation (i.e., exits the RESET condition), device operating parameters (voltage, frequency, temperature, etc.) must be met to ensure operation. If these conditions are not met, the device must be held in reset until the operating conditions are met.

FIGURE 3-2: EXTERNAL POWER-ON RESET CIRCUIT (FOR SLOW VDD POWER-UP)



ing into MCLR from external capacitor C in the event of MCLR/VPP pin breakdown, due to Electrostatic Discharge (ESD) or Electrical Overstress (EOS).

3.2 Power-up Timer (PWRT)

The Power-up Timer provides a fixed nominal time-out (parameter #33) only on power-up from the POR. The Power-up Timer operates on an internal RC oscillator. The chip is kept in reset as long as the PWRT is active. The PWRT's time delay allows VDD to rise to an acceptable level. A configuration bit is provided to enable/ disable the PWRT.

The power-up time delay will vary from chip-to-chip due to VDD, temperature and process variation. See DC parameter #33 for details.

3.3 Oscillator Start-up Timer (OST)

The Oscillator Start-up Timer (OST) provides a 1024 oscillator cycle (from OSC1 input) delay after the PWRT delay is over (parameter #32). This ensures that the crystal oscillator or resonator has started and stabilized.

The OST time-out is invoked only for XT, LP and HS modes and only on Power-on Reset or wake-up from SLEEP.

3.4 PLL Lock Time-out

With the PLL enabled, the time-out sequence following a Power-on Reset is different from other oscillator modes. A portion of the Power-up Timer is used to provide a fixed time-out that is sufficient for the PLL to lock to the main oscillator frequency. This PLL lock time-out (TPLL) is typically 2 ms and follows the oscillator startup time-out (OST).

3.5 Brown-out Reset (BOR)

A configuration bit, BOREN, can disable (if clear/ programmed), or enable (if set) the Brown-out Reset circuitry. If VDD falls below parameter D005 for greater than parameter #35, the brown-out situation will reset the chip. A RESET may not occur if VDD falls below parameter D005 for less than parameter #35. The chip will remain in Brown-out Reset until VDD rises above BVDD. The Power-up Timer will then be invoked and will keep the chip in RESET an additional time delay (parameter #33). If VDD drops below BVDD while the Power-up Timer is running, the chip will go back into a Brown-out Reset and the Power-up Timer will be initialized. Once VDD rises above BVDD, the Power-up Timer will execute the additional time delay.

3.6 Time-out Sequence

On power-up, the time-out sequence is as follows: First, PWRT time-out is invoked after the POR time delay has expired. Then, OST is activated. The total time-out will vary based on oscillator configuration and the status of the PWRT. For example, in RC mode with the PWRT disabled, there will be no time-out at all. Figure 3-3, Figure 3-4, Figure 3-5, Figure 3-6 and Figure 3-7 depict time-out sequences on power-up.

Since the time-outs occur from the POR pulse, if $\overline{\text{MCLR}}$ is kept low long enough, the time-outs will expire. Bringing $\overline{\text{MCLR}}$ high will begin execution immediately (Figure 3-5). This is useful for testing purposes or to synchronize more than one PIC18CXXX device operating in parallel.

Table 3-2 shows the RESET conditions for some Special Function Registers, while Table 3-3 shows the RESET conditions for all the registers.

TABLE 4-2: REGISTER FILE SUMMARY

| File Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on POR, BOR | Details on page: |
|-----------|---|-----------------------------------|------------------------------|---------------|-----------------|---------------|-----------------|---------------|-------------------------|---------------------|
| TOSU | — | | | Top-of-Stack | Upper Byte (T | OS<20:16>) | | | 0 0000 | 37 |
| TOSH | Top-of-Stac | k High Byte (T | OS<15:8>) | | | | | | 0000 0000 | 37 |
| TOSL | Top-of-Stac | k Low Byte (TO | OS<7:0>) | | | | | | 0000 0000 | 37 |
| STKPTR | STKFUL | STKUNF | | Return Stack | Pointer | | | | 00-0 0000 | 38 |
| PCLATU | — | | | Holding Regi | ister for PC<20 |):16> | | | 0 0000 | 39 |
| PCLATH | Holding Reg | gister for PC<1 | 5:8> | | | | | | 0000 0000 | 39 |
| PCL | PC Low Byt | e (PC<7:0>) | | | | | | | 0000 0000 | 39 |
| TBLPTRU | — | — | bit21 ⁽²⁾ | Program Mer | mory Table Po | nter Upper By | rte (TBLPTR< | 20:16>) | 0 0000 | 57 |
| TBLPTRH | Program Me | emory Table P | pinter High By | te (TBLPTR<1 | 5:8>) | | | | 0000 0000 | 57 |
| TBLPTRL | Program Me | emory Table P | pinter Low By | te (TBLPTR<7: | :0>) | | | | 0000 0000 | 57 |
| TABLAT | Program Me | emory Table La | | 0000 0000 | 57 | | | | | |
| PRODH | Product Re | gister High Byt | | XXXX XXXX | 61 | | | | | |
| PRODL | Product Re | gister Low Byte | 9 | | | | | | XXXX XXXX | 61 |
| INTCON | GIE/GIEH | PEIE/GIEL | TMR0IE | INTOIE | RBIE | TMR0IF | INT0IF | RBIF | 0000 000x | 65 |
| INTCON2 | RBPU | INTEDG0 | INTEDG1 | INTEDG2 | _ | TMR0IP | _ | RBIP | 1111 -1-1 | 66 |
| INTCON3 | INT2IP | INT1IP | _ | INT2IE | INT1IE | _ | INT2IF | INT1IF | 11-0 0-00 | 67 |
| INDF0 | Uses conter | nts of FSR0 to | address data | memory - valu | e of FSR0 not | changed (not | a physical reg | gister) | N/A | 50 |
| POSTINC0 | Uses conter | nts of FSR0 to | address data | memory - valu | e of FSR0 pos | t-incremented | (not a physic | al register) | N/A | 50 |
| POSTDEC0 | Uses conter | nts of FSR0 to | address data | memory - valu | e of FSR0 pos | t-decremented | d (not a physic | cal register) | N/A | 50 |
| PREINC0 | Uses conter | nts of FSR0 to | address data | memory - valu | e of FSR0 pre- | incremented | not a physica | l register) | N/A | 50 |
| PLUSW0 | Uses contents of FSR0 to address data memory - value of FSR0 pre-incremented (not a physical register) value of FSR0 to address data memory - value of FSR0 pre-incremented (not a physical register) value of FSR0 offset by value in WREG | | | | | | | | N/A | 50 |
| FSR0H | _ | _ | _ | _ | Indirect Data | Memory Add | ress Pointer (|) High Byte | 0000 | 50 |
| FSR0L | Indirect Dat | a Memory Add | ress Pointer (|) Low Byte | | | | | XXXX XXXX | 50 |
| WREG | Working Re | gister | | | | | | | XXXX XXXX | |
| INDF1 | Uses conter | nts of FSR1 to | address data | memory - valu | e of FSR1 not | changed (not | a physical reg | gister) | N/A | 50 |
| POSTINC1 | Uses conter | nts of FSR1 to | address data | memory - valu | e of FSR1 pos | t-incremented | (not a physic | al register) | N/A | 50 |
| POSTDEC1 | Uses conter | nts of FSR1 to | address data | memory - valu | e of FSR1 pos | t-decremented | d (not a physic | cal register) | N/A | 50 |
| PREINC1 | Uses conter | nts of FSR1 to | address data | memory - valu | e of FSR1 pre- | -incremented | (not a physica | l register) | N/A | 50 |
| PLUSW1 | Uses conter value of FS | nts of FSR1 to R1 offset by va | address data alue in WREG | memory - valu | e of FSR1 pre- | incremented | (not a physica | I register) - | N/A | 50 |
| FSR1H | — | _ | _ | — | Indirect Data | Memory Add | ress Pointer 1 | High Byte | 0000 | 50 |
| FSR1L | Indirect Dat | a Memory Add | ress Pointer 1 | Low Byte | | | | | XXXX XXXX | 50 |
| BSR | _ | _ | _ | _ | Bank Select | Register | | | 0000 | 49 |
| INDF2 | Uses conter | nts of FSR2 to | address data | memory - valu | e of FSR2 not | changed (not | a physical reg | gister) | N/A | 50 |
| POSTINC2 | Uses conter | nts of FSR2 to | address data | memory - valu | e of FSR2 pos | t-incremented | (not a physic | al register) | N/A | 50 |
| POSTDEC2 | Uses conter | nts of FSR2 to | address data | memory - valu | e of FSR2 pos | t-decremented | d (not a physic | cal register) | N/A | 50 |
| PREINC2 | Uses conte | nts of FSR2 to | address data | memory - valu | e of FSR2 pre- | incremented | not a physica | l register) | N/A | 50 |
| PLUSW2 | Uses conter value of FS | nts of FSR2 to R2 offset by va | address data lue in WREG | memory - valu | e of FSR2 pre- | incremented | (not a physica | l register) - | N/A | 50 |
| FSR2H | _ | _ | _ | _ | Indirect Data | Memory Add | ress Pointer 2 | 2 High Byte | 0000 | 50 |
| FSR2L | Indirect Dat | a Memory Add | ress Pointer 2 | 2 Low Byte | | | | - / | xxxx xxxx | 50 |
| STATUS | - $ N$ OV Z DC C | | | | | | | | x xxxx | 52 |
| TMR0H | Timer0 Register High Byte | | | | | | | | 0000 0000 | 95 |
| TMR0L | Timer() Register Low Ryte | | | | | | | | | 95 |
| TOCON | TMR0ON | TO8BIT | TOCS | TOSF | PSA | T0PS2 | T0PS1 | T0PS0 | 1111 1111 | 93 |
| OSCCON | _ | | _ | _ | _ | _ | _ | SCS | 0 | 20 |
| LVDCON | _ | _ | IRVST | LVDEN | LVDL3 | LVDL2 | LVDL1 | LVDL0 | 00 0101 | 175 |

Legend: x = unknown, u = unchanged, - = unimplemented, g = value depends on condition
Note 1: RA6 and associated bits are configured as port pins in RCIO and ECIO oscillator mode only, and read '0' in all other oscillator modes.
2: Bit 21 of the TBLPTRU allows access to the device configuration bits.

REGISTER 7-3: INTCON3 REGISTER

bit

bit

bit bit

bit

bit bit

bit

| R/W-1 | R/W-1 | U-0 | R/W-0 | R/W-0 | U-0 | R/W-0 | R/W-0 | | |
|---|---|--|------------|--------------|----------|--------------|---------|--|--|
| INT2IP | INT1IP | _ | INT2IE | INT1IE | _ | INT2IF | INT1IF | | |
| bit 7 | | | | | | | bit 0 | | |
| INT2IP: IN | IT2 External li | nterrupt Prio | rity bit | | | | | | |
| 1 = High p 0 = Low pr | riority iority | | | | | | | | |
| INT1IP: IN | IT1 External li | nterrupt Prio | rity bit | | | | | | |
| 1 = High p 0 = Low pr | riority iority | | | | | | | | |
| Unimplemented: Read as '0' | | | | | | | | | |
| INT2IE: INT2 External Interrupt Enable bit 1 = Enables the INT2 external interrupt 0 = Disables the INT2 external interrupt | | | | | | | | | |
| INT1IE: IN | IT1 External li | nterrupt Ena | ble bit | | | | | | |
| 1 = Enable 0 = Disable | es the INT1 exes the INT1 exes the INT1 exes | ternal interr | upt upt | | | | | | |
| Unimplem | nented: Read | as '0' | | | | | | | |
| INT2IF: IN | T2 External Ir | nterrupt Flag | bit | | | | | | |
| 1 = The IN (must I 0 = The IN | T2 external ir be cleared in T2 external ir | iterrupt occu software) iterrupt did r | rred | | | | | | |
| INT1IF: IN | T1 External Ir | nterrupt Flag | bit | | | | | | |
| 1 = The INT1 external interrupt occurred (must be cleared in software) 0 = The INT1 external interrupt did not occur | | | | | | | | | |
| Legend: | | | | | | | | | |
| R = Reada | able bit | W = Wr | itable bit | U = Unimn | lemented | bit. read as | '0' | | |
| - n = Value | at POR rese | t '1' = Bit | is set | '0' – Rit is | cleared | v – Ritis I | inknown | | |

Note: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit, or the global enable bit. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt. This feature allows for software polling.

7.2 PIR Registers

The PIR registers contain the individual flag bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are two Peripheral Interrupt Flag Registers (PIR1, PIR2).

- **Note 1:** Interrupt flag bits get set when an interrupt condition occurs, regardless of the state of its corresponding enable bit, or the global enable bit, GIE (INTCON<7>).
 - 2: User software should ensure the appropriate interrupt flag bits are cleared prior to enabling an interrupt, and after servicing that interrupt.

REGISTER 7-4: PERIPHERAL INTERRUPT REQUEST (FLAG) REGISTER 1 (PIR1)

| R/W-0 | R/W-0 | R-0 | R-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | |
|---|---|--|------------------------------------|---------------|---------------|--------------|---------|--|--|
| PSPIF | ADIF | RCIF | TXIF | SSPIF | CCP1IF | TMR2IF | TMR1IF | | |
| bit 7 | | | | | | | bit 0 | | |
| PSPIF: P; | arallel Slave Po | rt Read/Wr | ite Interrupt F | Flag bit | | | | | |
| 1 = A read 0 = No rea | d or a write oper ad or write has | ration has t occurred | aken place (ı | must be cle | ared in soft | ware) | | | |
| ADIF : A/D 1 = An A/i 0 = The A |) Converter Inte D conversion cc /D conversion i: | rrupt Flag b ompleted (r s not comp | oit nust be clear lete | ed in softwa | are) | | | | |
| RCIF : US/ 1 = The U 0 = The L | ART Receive In ISART receive t JSART receive t | iterrupt Flag ouffer, RCR buffer is en | g bit tEG, is full (cl npty | eared wher | ו RCREG is | s read) | | | |
| TXIF : USA 1 = The U 0 = The U | TXIF : USART Transmit Interrupt Flag bit 1 = The USART transmit buffer, TXREG, is empty (cleared when TXREG is written) 0 = The USART transmit buffer is full CORPT. Master Complete and Corpt Part Interrupt Flag bit | | | | | | | | |
| SSPIF: M | aster Synchron | ous Serial I | Port Interrupt | Flag bit | | | | | |
| 1 = The tra 0 = Waitir | ansmission/receng to transmit/re | eption is co ceive | mplete (mus | t be cleared | d in software | e) | | | |
| CCP1IF : 0 <u>Capture m</u> 1 = A TMI 0 = No TM <u>Compare</u> | CCP1 Interrupt I node: R1 register capt MR1 register caj mode: | Flag bit ture occurre pture occur | ed (must be c rred | cleared in so | oftware) | | | | |
| 1 = A TMF $0 = No TM$ $PWM more$ Unused ir | R1 register com /IR1 register cor <u>de:</u> n this mode | pare match | ו occurred (m ch occurred | າust be clea | red in softw | vare) | | | |
| TMR2IF: 1 = TMR2 0 = No TM | TMR2 to PR2 M 2 to PR2 match /IR2 to PR2 mat | latch Interr occurred (r tch occurre | upt Flag bit nust be clear d | ed in softwa | are) | | | | |
| TMR1IF: 1 = TMR1 0 = MR1 | TMR1 Overflow register overflo register did not | Interrupt F wed (must overflow | ilag bit be cleared in | n software) | | | | | |
| Legend: | | | | | | | | | |
| R = Read | able bit | W = Writ | able bit | U = Unim | plemented | bit, read as | ʻ0' | | |
| - n = Valu | e at POR reset | '1' = Bit i | is set | '0' = Bit is | s cleared | x = Bit is | unknown | | |

REGISTER 7-7: PERIPHERAL INTERRUPT ENABLE REGISTER 2 (PIE2)

| | U-0 | U-0 | U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | | |
|--|---|---------------|--------------|-------------|-------------|-----------|--------------|--------|--|--|--|
| | _ | _ | — | — | BCLIE | LVDIE | TMR3IE | CCP2IE | | | |
| | bit 7 | | | | | | | bit 0 | | | |
| | | | | | | | | | | | |
| bit 7-4 | Unimplem | ented: Rea | d as '0' | | | | | | | | |
| bit 3 | BCLIE: Bus | s Collision I | nterrupt Ena | ble bit | | | | | | | |
| | 1 = Enabled 0 = Disabled | | | | | | | | | | |
| bit 2 LVDIE: Low Voltage Detect Interrupt Enable bit | | | | | | | | | | | |
| | 1 = Enable | d | | | | | | | | | |
| | 0 = Disable | ed | | | | | | | | | |
| bit 1 | TMR3IE: TMR3 Overflow Interrupt Enable bit | | | | | | | | | | |
| | 1 = Enables the TMR3 overflow interrupt 0 = Disables the TMR3 overflow interrupt | | | | | | | | | | |
| bit 0 | CCP2IE: CCP2 Interrupt Enable bit | | | | | | | | | | |
| | 1 = Enables the CCP2 interrupt | | | | | | | | | | |
| | 0 = Disable | s the CCP2 | 2 interrupt | | | | | | | | |
| | Legend: | | | | | | | | | | |
| | R = Readal | ble bit | W = W | ritable bit | U = Unim | plemented | bit, read as | ʻ0' | | | |
| | - n = Value | at POR | '1' = Bi | it is set | '0' = Bit i | s cleared | x = Bit is u | nknown | | | |

7.4 IPR Registers

The IPR registers contain the individual priority bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are two Peripheral Interrupt Priority Registers (IPR1, IPR2). The operation of the priority bits requires that the Interrupt Priority Enable (IPEN) bit be set.

REGISTER 7-8: PERIPHERAL INTERRUPT PRIORITY REGISTER 1 (IPR1)

| | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | | | |
|------------|--|-------------------|---------------|-----------------|-----------------|------------|--------------|--------|--|--|--|
| | PSPIP | ADIP | RCIP | TXIP | SSPIP | CCP1IP | TMR2IP | TMR1IP | | | |
| | bit 7 | | | | | | | bit 0 | | | |
| | | | | | | | | | | | |
| bit 7 | PSPIP: Pa | rallel Slave I | Port Read/W | /rite Interrup | ot Priority bit | | | | | | |
| | 1 = High pi 0 = Low pr | riority iority | | | | | | | | | |
| bit 6 | ADIP: A/D Converter Interrupt Priority bit | | | | | | | | | | |
| | 1 = High priority | | | | | | | | | | |
| | 0 = Low pr | iority | | | | | | | | | |
| bit 5 | RCIP: USA | ART Receive | Interrupt Pr | riority bit | | | | | | | |
| | 1 = High pi | riority | | | | | | | | | |
| L:1 | | | | | | | | | | | |
| DIL 4 | INF. USA | | i interrupt P | nonty bit | | | | | | | |
| | 1 = Hign pi | riority | | | | | | | | | |
| bit 3 | SSPIP Ma | ister Synchr | onous Serial | l Port Interri | int Priority h | it | | | | | |
| | 1 = High priority | | | | | | | | | | |
| | 0 = Low pr | iority | | | | | | | | | |
| bit 2 | CCP1IP: CCP1 Interrupt Priority bit | | | | | | | | | | |
| | 1 = High priority | | | | | | | | | | |
| | 0 = Low pr | iority | | | | | | | | | |
| bit 1 | TMR2IP: T | MR2 to PR2 | 2 Match Inte | rrupt Priority | ' bit | | | | | | |
| | 1 = High pi | riority | | | | | | | | | |
| L:1.0 | 0 = Low pr | | | Dui suite e hit | | | | | | | |
| DITU | | | ow interrupt | Priority bit | | | | | | | |
| | $\perp = High pi$ 0 = I ow pr | nority iority | | | | | | | | | |
| | ° =•p. | | | | | | | | | | |
| | Legend: | | | | | | | | | | |
| | R = Reada | ble bit | W = W | ritable bit | U = Unin | nplemented | bit, read as | '0' | | | |
| | - n = Value | at POR | '1' = B | it is set | '0' = Bit i | s cleared | x = Bit is u | nknown | | | |

NOTES:

14.4.4.1 I²C Master Mode Operation

The master device generates all of the serial clock pulses and the START and STOP conditions. A transfer is ended with a STOP condition or with a Repeated START condition. Since the Repeated START condition is also the beginning of the next serial transfer, the l^2C bus will not be released.

In Master Transmitter mode, serial data is output through SDA, while SCL outputs the serial clock. The first byte transmitted contains the slave address of the receiving device (7 bits) and the Read/Write (R/W) bit. In this case, the R/W bit will be logic '0'. Serial data is transmitted 8 bits at a time. After each byte is transmitted, an Acknowledge bit is received. START and STOP conditions are output to indicate the beginning and the end of a serial transfer.

In Master Receive mode, the first byte transmitted contains the slave address of the transmitting device (7 bits) and the R/\overline{W} bit. In this case, the R/\overline{W} bit will be logic '1'. Thus, the first byte transmitted is a 7-bit slave address followed by a '1' to indicate receive bit. Serial data is received via SDA, while SCL outputs the serial clock. Serial data is received 8 bits at a time. After each byte is received, an Acknowledge bit is transmitted. START and STOP conditions indicate the beginning and end of transmission.

The baud rate generator used for the SPI mode operation is now used to set the SCL clock frequency for either 100 kHz, 400 kHz, or 1 MHz I²C operation. The baud rate generator reload value is contained in the lower 7 bits of the SSPADD register. The baud rate generator will automatically begin counting on a write to the SSPBUF. Once the given operation is complete, (i.e., transmission of the last data bit is followed by ACK), the internal clock will automatically stop counting and the SCL pin will remain in its last state. A typical transmit sequence would go as follows:

- a) The user generates a START condition by setting the START enable bit, SEN (SSPCON2<0>).
- b) SSPIF is set. The MSSP module will wait the required start time before any other operation takes place.
- c) The user loads the SSPBUF with the address to transmit.
- d) Address is shifted out the SDA pin until all 8 bits are transmitted.
- e) The MSSP module shifts in the ACK bit from the slave device and writes its value into the SSPCON2 register (SSPCON2<6>).
- f) The MSSP module generates an interrupt at the end of the ninth clock cycle by setting the SSPIF bit.
- g) The user loads the SSPBUF with eight bits of data.
- h) Data is shifted out the SDA pin until all 8 bits are transmitted.
- i) The MSSP module shifts in the ACK bit from the slave device and writes its value into the SSPCON2 register (SSPCON2<6>).
- j) The MSSP module generates an interrupt at the end of the ninth clock cycle by setting the SSPIF bit.
- k) The user generates a STOP condition by setting the STOP enable bit, PEN (SSPCON2<2>).
- Interrupt is generated once the STOP condition is complete.

15.4.2 USART SYNCHRONOUS SLAVE RECEPTION

The operation of the Synchronous Master and Slave modes is identical, except in the case of the SLEEP mode and bit SREN, which is a "don't care" in Slave mode.

If receive is enabled by setting bit CREN prior to the SLEEP instruction, then a word may be received during SLEEP. On completely receiving the word, the RSR register will transfer the data to the RCREG register, and if enable bit RCIE bit is set, the interrupt generated will wake the chip from SLEEP. If the global interrupt is enabled, the program will branch to the interrupt vector.

To set up a Synchronous Slave Reception:

- Enable the synchronous master serial port by setting bits SYNC and SPEN and clearing bit CSRC.
- 2. If interrupts are desired, set enable bit RCIE.
- 3. If 9-bit reception is desired, set bit RX9.
- 4. To enable reception, set enable bit CREN.
- 5. Flag bit RCIF will be set when reception is complete. An interrupt will be generated if enable bit RCIE was set.
- 6. Read the RCSTA register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- 7. Read the 8-bit received data by reading the RCREG register.
- 8. If any error occurred, clear the error by clearing bit CREN.

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Valu PO BC | e on DR, DR | Valu all o RES | e on ther ETS |
|--------|------------------------------|-------|--------|--------|-------|--------|--------|--------|------------------|-------------------|----------------------|---------------------|
| INTCON | GIE/ | PEIE/ | TMR0IE | INT0IE | RBIE | TMR0IF | INT0IF | RBIF | 0000 | 000x | 0000 | 000u |
| | GIER | GIEL | | | | | | | | | | |
| PIR1 | PSPIF ⁽¹⁾ | ADIF | RCIF | TXIF | SSPIF | CCP1IF | TMR2IF | TMR1IF | 0000 | 0000 | 0000 | 0000 |
| PIE1 | PSPIE ⁽¹⁾ | ADIE | RCIE | TXIE | SSPIE | CCP1IE | TMR2IE | TMR1IE | 0000 | 0000 | 0000 | 0000 |
| IPR1 | PSPIP ⁽¹⁾ | ADIP | RCIP | TXIP | SSPIP | CCP1IP | TMR2IP | TMR1IP | 0000 | 0000 | 0000 | 0000 |
| RCSTA | SPEN | RX9 | SREN | CREN | ADDEN | FERR | OERR | RX9D | 0000 | -00x | 0000 | -00x |
| RCREG | USART Receive Register | | | | | | | | 0000 | 0000 | 0000 | 0000 |
| TXSTA | CSRC | TX9 | TXEN | SYNC | | BRGH | TRMT | TX9D | 0000 | -010 | 0000 | -010 |
| SPBRG | Baud Rate Generator Register | | | | | | | | 0000 | 0000 | 0000 | 0000 |

TABLE 15-11: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE RECEPTION

Legend: x = unknown, - = unimplemented, read as '0'.

Shaded cells are not used for Synchronous Slave Reception.

Note 1: The PSPIF, PSPIE and PSPIP bits are reserved on the PIC18C2X2 devices. Always maintain these bits clear.

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on POR, BOR | Value on all other RESETS |
|--------|-------------------------------|---------------|--------|---------------|-------|-------------|---------------|--------|----------------------|---------------------------------|
| INTCON | GIE/ GIEH | PEIE/ GIEL | TMR0IE | INTOIE | RBIE | TMR0IF | INT0IF | RBIF | 0000 000x | 0000 000u |
| PIR1 | PSPIF ⁽¹⁾ | ADIF | RCIF | TXIF | SSPIF | CCP1IF | TMR2IF | TMR1IF | 0000 0000 | 0000 0000 |
| PIE1 | PSPIE ⁽¹⁾ | ADIE | RCIE | TXIE | SSPIE | CCP1IE | TMR2IE | TMR1IE | 0000 0000 | 0000 0000 |
| IPR1 | PSPIP ⁽¹⁾ | ADIP | RCIP | TXIP | SSPIP | CCP1IP | TMR2IP | TMR1IP | 0000 0000 | 0000 0000 |
| PIR2 | _ | — | — | _ | BCLIF | LVDIF | TMR3IF | CCP2IF | 0000 | 0000 |
| PIE2 | _ | — | — | _ | BCLIE | LVDIE | TMR3IE | CCP2IE | 0000 | 0000 |
| IPR2 | _ | — | — | _ | BCLIP | LVDIP | TMR3IP | CCP2IP | 0000 | 0000 |
| ADRESH | A/D Result | t Register | | | | | | | xxxx xxxx | uuuu uuuu |
| ADRESL | A/D Result | t Register | | | | | | | xxxx xxxx | uuuu uuuu |
| ADCON0 | ADCS1 | ADCS0 | CHS2 | CHS1 | CHS0 | GO/ DONE | — | ADON | 0000 00-0 | 0000 00-0 |
| ADCON1 | ADFM | ADCS2 | — | _ | PCFG3 | PCFG2 | PCFG1 | PCFG0 | 000 | 000 |
| PORTA | _ | RA6 | RA5 | RA4 | RA3 | RA2 | RA1 | RA0 | 0x 0000 | 0u 0000 |
| TRISA | PORTA Data Direction Register | | | | | | | | | 11 1111 |
| PORTE | _ | — | — | _ | — | RE2 | RE1 | RE0 | 000 | 000 |
| LATE | _ | — | _ | _ | _ | LATE2 | LATE1 | LATE0 | xxx | uuu |
| TRISE | IBF | OBF | IBOV | PSPMODE | _ | PORTE Da | ata Direction | n bits | 0000 -111 | 0000 -111 |

TABLE 16-3: SUMMARY OF A/D REGISTERS

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used for A/D conversion.

Note 1: The PSPIF, PSPIE and PSPIP bits are reserved on the PIC18C2X2 devices. Always maintain these bits clear.

17.2.1 REFERENCE VOLTAGE SET POINT

The Internal Reference Voltage of the LVD module may be used by other internal circuitry (the Programmable Brown-out Reset). If these circuits are disabled (lower current consumption), the reference voltage circuit requires a time to become stable before a low voltage condition can be reliably detected. This time is invariant of system clock speed. This start-up time is specified in electrical specification parameter #36. The low voltage interrupt flag will not be enabled until a stable reference voltage is reached. Refer to the waveform in Figure 17-4.

17.2.2 CURRENT CONSUMPTION

When the module is enabled, the LVD comparator and voltage divider are enabled and will consume static current. The voltage divider can be tapped from multiple places in the resistor array. Total current consumption, when enabled, is specified in electrical specification parameter #D022B.

17.3 Operation During SLEEP

When enabled, the LVD circuitry continues to operate during SLEEP. If the device voltage crosses the trip point, the LVDIF bit will be set and the device will wakeup from SLEEP. Device execution will continue from the interrupt vector address, if interrupts have been globally enabled.

17.4 Effects of a RESET

A device RESET forces all registers to their RESET state. This forces the LVD module to be turned off.

NOTES:

| ADD | ADDWFC ADD WREG and Carry bit to f | | | | | | | | |
|------------|------------------------------------|--|--|--|--|--|--|--|--|
| Synt | tax: | [<i>label</i>] A[| DWFC | f [,d [, | a] | | | | |
| Ope | rands: | $0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$ | 5 | | | | | | |
| Ope | ration: | (WREG) + | • (f) + (C) | \rightarrow dest | | | | | |
| State | us Affected: | N,OV, C, [| DC, Z | | | | | | |
| Enco | oding: | 0010 | 00da | ffff | ffff | | | | |
| | | memory lo result is pl the result i location 'f' Bank will t BSR will n | aced in V is placed . If 'a' is (be selected ot be over | If 'd' is (VREG. If in data r), the Ac ed. If 'a' erridden. |), the 'd' is 1, memory cess is 1, the | | | | |
| Wor | ds: | 1 | | | | | | | |
| Cycl | es: | 1 | | | | | | | |
| QC | Cycle Activity: | | | | | | | | |
| | Q1 | Q2 | Q3 | | Q4 | | | | |
| | Decode | Read register 'f' | Proces Data | s W des | rite to tination | | | | |
| <u>Exa</u> | <u>mple</u> : Refere Instri | ADDWFC | REG, | 0, 1 | | | | | |
| | Before Instruction | | | | | | | | |

| ANDLW AND literal with WREG | | | | | | | | |
|-----------------------------|--------------------------------------|-----------------------------------|------------------------|------------------------|--|--|--|--|
| Syntax: | [label] A | NDLW | k | | | | | |
| Operands: | $0 \le k \le 25$ | 5 | | | | | | |
| Operation: | (WREG) . | AND. k | \rightarrow WRE | G | | | | |
| Status Affected: | N,Z | | | | | | | |
| Encoding: | 0000 | 1011 | kkkk | kkkk | | | | |
| Description: | The conte with the 8 placed in | ents of W -bit litera WREG. | ′REG ar Il 'k'. Thi | e ANDed e result is | | | | |
| Words: | 1 | | | | | | | |
| Cycles: | 1 | 1 | | | | | | |
| Q Cycle Activity | : | | | | | | | |
| Q1 | Q2 | Q3 | | Q4 | | | | |
| Decode | Read literal 'k' | Proce Data | ss 1 | Write to WREG | | | | |
| Example: | ANDLW | 0x5F | | | | | | |

| Carry REG | bit= = | 1 0x02 |
|--------------|-----------|-----------|
| WREG | = | 0x4D |
| or Inotru | otion | |

After Instruction

| Carry | bit= | 0 |
|-------|------|------|
| REG | = | 0x02 |
| WREG | = | 0x50 |

Before Instruction WREG = 0xA3

After Instruction

WREG = 0×03

| BTFSC Bit Test File, Skip if Clear | | | | | | |
|------------------------------------|-----------------|---|---|--|--|---|
| Syntax | k: | [<i>label</i>] E | BTFSC f, | b[,a] | | |
| Opera | nds: | $0 \le f \le 255$ $0 \le b \le 7$ $a \in [0,1]$ | | | | |
| Opera | tion: | skip if (f <t< td=""><td>o>) = 0</td><td></td><td></td><td></td></t<> | o>) = 0 | | | |
| Status | Affected: | None | | | | |
| Encod | ling: | 1011 | 1011 bbba ffff f | | | ffff |
| Descri | ption: | If bit 'b' in next instru If bit 'b' is fetched du execution executed cycle instru Access B riding the the bank y BSR value | register 'f uction is s 0, then th uring the c is discarc instead, n ruction. If ank will be BSR valu will be sel- | ' is 0, kippe e nex currer led, a hakin 'a' is e sele e. If ' ected | then the d. the tinst and a g this 0, the ected, a' = 1 l as p | the ruction NOP is a two- over- , then er the |
| \/orda | | | e (delauit) | • | | |
| Cueles | | 1(2) | | | | |
| 0.00 | olo. A otivituu | Note: 3 c by | cycles if sk a 2-word | ip an instru | d follo | owed |
| QCy | | 02 | 03 | | 0 | 74 |
| | Decode | Read | Process | Data | <u>،</u> | No |
| | | register 'f' | | | | ration |
| lf skip |): | | | | | |
| _ | Q1 | Q2 | Q3 | | (| Q4 |
| | No | No | No | on | ۱ one | NO ration |
| If skin | and follow | ed by 2-wor | rd instructi | on: | ope | lation |
| - 1 | Q1 | Q2 | Q3 | | (| Q 4 |
| Γ | No | No | No | | ١ | No |
| | operation | operation | operati | on | ope | ration |
| | No | No | No | | ١ | No |
| | operation | operation | operati | on | ope | ration |
| Examı | <u>ole</u> : | HERE I FALSE TRUE | BTFSC : : | FLAG | , 1, | 0 |
| D | PC | = ac | ldress (F | IERE) | | |
| A | fter Instructi | on | | / | | |
| | If FLAG | <1> = 0; | | | | |
| | PC If FLAG | = ac | ddress (] ; | RUE) | | |
| | PC | = ac | dress (B | ALSE | :) | |

| BTFSS | Bit Test Fi | le, Skip if Se | t | | |
|--------------------------------|---|---|--------------------------|--|--|
| Syntax: | [<i>label</i>] B | FSS f,b[,a] | | | |
| Operands: | 0 ≤ f ≤ 255 0 ≤ b < 7 a ∈ [0,1] | $0 \le f \le 255$ $0 \le b < 7$ $a \in [0,1]$ | | | |
| Operation: | skip if (f <b:< td=""><td>>) = 1</td><td></td></b:<> | >) = 1 | | | |
| Status Affected: | None | | | | |
| Encoding: | 1010 | bbba ff: | ff ffff | | |
| Description: | If bit 'b' in register 'f' is 1 then the next instruction is skipped. If bit 'b' is 1, then the next instruction fetched during the current instruc- tion execution, is discarded and a NOP is executed instead, making this a two-cycle instruction. If 'a' is 0, the Access Bank will be selected, over- riding the BSR value. If 'a' = 1, then the bank will be selected as per the | | | | |
| Words | | (uelault). | | | |
| Cycles: | 1(2) Note: 3 o by | cycles if skip a a 2-word inst | and followed ruction. | | |
| Q Cycle Activity: | | | | | |
| Q1 | Q2 | Q3 | Q4 | | |
| Decode | Read register 'f' | Process Data | No operation | | |
| If skip: | - | | | | |
| Q1 | Q2 | Q3 | Q4 | | |
| No | No | No | No | | |
| operation | operation | | operation | | |
| | | | 04 | | |
| Q1 No | QZ No | Q3 | Q4 | | |
| operation | operation | operation | operation | | |
| No | No | No | No | | |
| operation | operation | operation | operation | | |
| Example: | HERE B' FALSE : TRUE : | TFSS FLAG | , 1, 0 | | |
| Before Instru | Before Instruction | | | | |
| PC = address (HERE) | | | | | |
| After Instruct | ion | | | | |
| IÍ FLAG PC IÍ FLAG PC | <1> = 0; = add <1> = 1; = add | lress (FALSE | Ξ) | | |
| 10 | 440 | | | | |

20.8 MPLAB ICD In-Circuit Debugger

Microchip's In-Circuit Debugger, MPLAB ICD, is a powerful, low cost, run-time development tool. This tool is based on the FLASH PIC16F87X and can be used to develop for this and other PIC microcontrollers from the PIC16CXXX family. The MPLAB ICD utilizes the in-circuit debugging capability built into the PIC16F87X. This feature, along with Microchip's In-Circuit Serial Programming[™] protocol, offers cost-effective in-circuit FLASH debugging from the graphical user interface of the MPLAB Integrated Development Environment. This enables a designer to develop and debug source code by watching variables, single-stepping and setting break points. Running at full speed enables testing hardware in real-time.

20.9 PRO MATE II Universal Device Programmer

The PRO MATE II universal device programmer is a full-featured programmer, capable of operating in stand-alone mode, as well as PC-hosted mode. The PRO MATE II device programmer is CE compliant.

The PRO MATE II device programmer has programmable VDD and VPP supplies, which allow it to verify programmed memory at VDD min and VDD max for maximum reliability. It has an LCD display for instructions and error messages, keys to enter commands and a modular detachable socket assembly to support various package types. In stand-alone mode, the PRO MATE II device programmer can read, verify, or program PIC devices. It can also set code protection in this mode.

20.10 PICSTART Plus Entry Level Development Programmer

The PICSTART Plus development programmer is an easy-to-use, low cost, prototype programmer. It connects to the PC via a COM (RS-232) port. MPLAB Integrated Development Environment software makes using the programmer simple and efficient.

The PICSTART Plus development programmer supports all PIC devices with up to 40 pins. Larger pin count devices, such as the PIC16C92X and PIC17C76X, may be supported with an adapter socket. The PICSTART Plus development programmer is CE compliant.

20.11 PICDEM 1 Low Cost PIC MCU Demonstration Board

The PICDEM 1 demonstration board is a simple board which demonstrates the capabilities of several of Microchip's microcontrollers. The microcontrollers supported are: PIC16C5X (PIC16C54 to PIC16C58A). PIC16C61, PIC16C62X, PIC16C71, PIC16C8X, PIC17C42, PIC17C43 and PIC17C44. All necessary hardware and software is included to run basic demo programs. The user can program the sample microcontrollers provided with the PICDEM 1 demonstration board on a PRO MATE II device programmer, or a PICSTART Plus development programmer, and easily test firmware. The user can also connect the PICDEM 1 demonstration board to the MPLAB ICE incircuit emulator and download the firmware to the emulator for testing. A prototype area is available for the user to build some additional hardware and connect it to the microcontroller socket(s). Some of the features include an RS-232 interface, a potentiometer for simulated analog input, push button switches and eight LEDs connected to PORTB.

20.12 PICDEM 2 Low Cost PIC16CXX Demonstration Board

The PICDEM 2 demonstration board is a simple demonstration board that supports the PIC16C62, PIC16C64, PIC16C65, PIC16C73 and PIC16C74 microcontrollers. All the necessary hardware and software is included to run the basic demonstration programs. The user can program the sample microcontrollers provided with the PICDEM 2 demonstration board on a PRO MATE II device programmer, or a PICSTART Plus development programmer, and easily test firmware. The MPLAB ICE in-circuit emulator may also be used with the PICDEM 2 demonstration board to test firmware. A prototype area has been provided to the user for adding additional hardware and connecting it to the microcontroller socket(s). Some of the features include a RS-232 interface, push button switches, a potentiometer for simulated analog input, a serial EEPROM to demonstrate usage of the I²C[™] bus and separate headers for connection to an LCD module and a keypad.

21.3.3 TIMING DIAGRAMS AND SPECIFICATIONS



TABLE 21-4: EXTERNAL CLOCK TIMING REQUIREMENTS

| Param. No. | Symbol | Characteristic | Min | Max | Units | Conditions |
|------------|--------|---------------------------------------|-----|--------|-------|---------------|
| 1A | Fosc | External CLKIN | DC | 4 | MHz | XT osc |
| | | Frequency ⁽¹⁾ | DC | 25 | MHz | HS osc |
| | | | 4 | 10 | MHz | HS + PLL osc |
| | | | DC | 40 | kHz | LP osc |
| | | | DC | 40 | MHz | EC, ECIO |
| | | Oscillator Frequency ⁽¹⁾ | DC | 4 | MHz | RC osc |
| | | | 0.1 | 4 | MHz | XT osc |
| | | | 4 | 25 | MHz | HS osc |
| | | | 4 | 10 | MHz | HS + PLL osc |
| | | | 5 | 200 | kHz | LP osc mode |
| 1 | Tosc | External CLKIN Period ⁽¹⁾ | 250 | _ | ns | XT and RC osc |
| | | | 40 | — | ns | HS osc |
| | | | 100 | 250 | ns | HS + PLL osc |
| | | | 25 | — | μs | LP osc |
| | | | 25 | — | ns | EC, ECIO |
| | | Oscillator Period ⁽¹⁾ | 250 | — | ns | RC osc |
| | | | 250 | 10,000 | ns | XT osc |
| | | | 25 | 250 | ns | HS osc |
| | | | 100 | 250 | ns | HS + PLL osc |
| | | | 25 | _ | μS | LP osc |
| 2 | TCY | Instruction Cycle Time ⁽¹⁾ | 100 | — | ns | TCY = 4/FOSC |
| 3 | TosL, | External Clock in (OSC1) | 30 | — | ns | XT osc |
| | TosH | High or Low Time | 2.5 | — | μs | LP osc |
| | | | 10 | — | ns | HS osc |
| 4 | TosR, | External Clock in (OSC1) | | 20 | ns | XT osc |
| | TosF | Rise or Fall Time | — | 50 | ns | LP osc |
| | | | — | 7.5 | ns | HS osc |

Note 1: Instruction cycle period (TCY) equals four times the input oscillator time-base period for all configurations except PLL. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKIN pin. When an external clock input is used, the "max." cycle time limit is "DC" (no clock) for all devices.



FIGURE 22-5: TYPICAL IDD vs. Fosc OVER VDD (XT MODE)





© 1999-2013 Microchip Technology Inc.



FIGURE 22-17: TYPICAL, MINIMUM AND MAXIMUM WDT PERIOD vs. VDD (-40°C TO +125°C)





INDEX

Α

| A/D | |
|--------------------------------------|----------|
| A/D Converter Flag (ADIF Bit) | |
| A/D Converter Interrupt, Configuring | |
| ADCON0 Register | |
| ADCON1 Register | 165, 166 |
| ADRES Register | 165, 167 |
| Analog Port Pins | |
| Analog Port Pins, Configuring | |
| Associated Registers | |
| Block Diagram | |
| Block Diagram, Analog Input Model | |
| Configuring the Module | |
| Conversion Clock (TAD) | |
| Conversion Status (GO/DONE Bit) | |
| Conversions | 171 |
| Converter Characteristics | |
| Equations | 169 |
| Sampling Requirements | |
| Sampling Time | |
| Special Event Trigger (CCP) | 110, 171 |
| Timing Diagram | |
| Absolute Maximum Ratings | 235 |
| ACKSTAT | 139 |
| ADCON0 Register | 165 |
| GO/DONE Bit | |
| ADCON1 Register | 165, 166 |
| ADDLW | |
| ADDWF | |
| ADDWFC | |
| ADRES Register | 165, 167 |
| Analog-to-Digital Converter. See A/D | |
| ANDLW | |
| ANDWF | |
| Assembler | |
| MPASM Assembler | 229 |
| _ | |

В

| Baud Rate Generator | |
|---------------------------------------|-----|
| BC | |
| BCF | 196 |
| BF | 139 |
| Block Diagrams | |
| | 407 |
| A/D Converter | |
| Analog Input Model | 168 |
| Baud Rate Generator | 136 |
| Capture Mode Operation | 109 |
| Compare Mode Operation | 110 |
| Low Voltage Detect | |
| External Reference Source | 174 |
| Internal Reference Source | 174 |
| MSSP | |
| I ² C Mode | 128 |
| SPI Mode | |
| On-Chip Reset Circuit | 25 |
| Parallel Slave Port (PORTD and PORTE) | 90 |
| | |
| | |
| RA3:RA0 and RA5 Port Pins | 77 |
| RA4/T0CKI Pin | 78 |
| RA6 Pin | |
| | |

| PORTB | |
|---|---------|
| RB3 Pin | 81 |
| RB3:RB0 Port Pins | 81 |
| RB7:RB4 Port Pins | 80 |
| PORTC (Peripheral Output Override) | 83 |
| PORTD (I/O Mode) | 85 |
| PORTE (I/O Mode) | 87 |
| PWM Operation (Simplified) | 112 |
| SSP (SPI Mode) | 121 |
| Timer1 | |
| Timer1 (16-bit R/W Mode) | |
| Timer2 | 102 |
| Timer3 | 104 |
| Timer3 (16-bit R/W Mode) | 104 |
| USART | |
| Asynchronous Receive | 157 |
| Asynchronous Transmit | 155 |
| Watchdog Timer | 184 |
| BN | 196 |
| BNC | 197 |
| BNOV | 198 |
| BNZ | 198 |
| BOR. See Brown-out Reset | |
| BOV | 201 |
| BRA | 199 |
| BRG. See Baud Rate Generator | |
| Brown-out Reset (BOR) | 26, 179 |
| Timing Diagram | 248 |
| BSF | 199 |
| BTFSC | 200 |
| BTFSS | 200 |
| BTG | 201 |
| Bus Collision During a Repeated START Condition | 147 |
| Bus Collision During a START Condition | 145 |
| Bus Collision During a STOP Condition | 148 |
| BZ | 202 |
| | |

С

| CALL | 202 |
|--------------------------------|-------|
| Capture (CCP Module) | 109 |
| Associated Registers | 111 |
| Block Diagram | 100 |
| | 109 |
| | . 109 |
| CCPRTH:CCPRTL Registers | 109 |
| Software Interrupt | 109 |
| Timer1 Mode Selection | . 109 |
| Capture/Compare/PWM (CCP) | . 107 |
| Capture Mode. See Capture | |
| CCP1 | . 108 |
| CCPR1H Register | . 108 |
| CCPR1L Register | . 108 |
| CCP1CON and CCP2CON Registers | . 107 |
| CCP2 | . 108 |
| CCPR2H Register | . 108 |
| CCPR2L Register | . 108 |
| Compare Mode, See Compare | |
| Interaction of Two CCP Modules | . 108 |
| PWM Mode. See PWM | |
| Timer Resources | . 108 |
| Timing Diagram | . 250 |
| Clocking Scheme | 39 |
| CIRF | 203 |
| | 203 |
| | - 200 |