Microchip Technology - PIC18LC252-I/SO Datasheet





Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	40MHz
Connectivity	I²C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	22
Program Memory Size	32KB (16K x 16)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	1.5K x 8
Voltage - Supply (Vcc/Vdd)	2.5V ~ 5.5V
Data Converters	A/D 5x10b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SOIC (0.295", 7.50mm Width)
Supplier Device Package	28-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18lc252-i-so

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



2.6 Oscillator Switching Feature

The PIC18CXX2 devices include a feature that allows the system clock source to be switched from the main oscillator to an alternate low frequency clock source. For the PIC18CXX2 devices, this alternate clock source is the Timer1 oscillator. If a low frequency crystal (32 kHz, for example) has been attached to the Timer1 oscillator pins and the Timer1 oscillator has

FIGURE 2-7: DEVICE CLOCK SOURCES

PIC18CXXX Main Oscillator OSC2 Tosc/4 4 x PLL SLEEP Tosc TSCLK OSC1 MUX Timer1 Oscillator TT1P T10SO T1OSCEN Clock Enable T1OSI Source Oscillator Clock Source option for other modules

2.6.1 SYSTEM CLOCK SWITCH BIT

The system clock source switching is performed under software control. The system clock switch bit, SCS (OSCCON<0>) controls the clock switching. When the SCS bit is'0', the system clock source comes from the main oscillator that is selected by the FOSC configuration bits in Configuration Register1H. When the SCS bit is set, the system clock source will come from the Timer1 oscillator. The SCS bit is cleared on all forms of RESET. Note: The Timer1 oscillator must be enabled and operating to switch the system clock source. The Timer1 oscillator is enabled by setting the T1OSCEN bit in the Timer1 control register (T1CON). If the Timer1 oscillator is not enabled, then any write to the SCS bit will be ignored (SCS bit forced cleared) and the main oscillator will continue to be the system clock source.

been enabled, the device can switch to a low power execution mode. Figure 2-7 shows a block diagram of

the system clock sources. The clock switching feature

is enabled by programming the Oscillator Switching

Enable (OSCSEN) bit in Configuration Register1H to a

'0'. Clock switching is disabled in an erased device.

See Section 9.0 for further details of the Timer1 oscilla-

tor. See Section 18.0 for Configuration Register details.

REGISTER 2-1: OSCCON REGISTER



- bit 7-1 Unimplemented: Read as '0'
- bit 0
 SCS: System Clock Switch bit
 When OSCSEN configuration bit = '0' and T1OSCEN bit is set:
 1 = Switch to Timer1 oscillator/clock pin
 0 = Use primary oscillator/clock input pin
 When OSCSEN and T1OSCEN are in other states:
 bit is forced clear
 Legend:
 R = Readable bit
 W = Writable bit
 U = Unimplemented bit, read as '0'

- n = Value at POR reset	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Details on page:
WDTCON	_	_	_	_	_	_	_	SWDTE	0	183
RCON	IPEN	LWRT	—	RI	TO	PD	POR	BOR	0q-1 11qq	53, 56, 74
TMR1H	Timer1 Reg	ister High Byte	9						xxxx xxxx	97
TMR1L	Timer1 Reg	ister Low Byte							xxxx xxxx	97
T1CON	RD16	_	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	0-00 0000	97
TMR2	Timer2 Reg	Timer2 Register								
PR2	Timer2 Peri	od Register							1111 1111	102
T2CON	_	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	101
SSPBUF	SSP Receiv	ve Buffer/Trans	mit Register						xxxx xxxx	121
SSPADD	SSP Addres	ss Register in	² C Slave Mod	le. SSP Baud I	Rate Reload R	egister in I ² C	Master Mode.		0000 0000	128
SSPSTAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	0000 0000	116
SSPCON1	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	118
SSPCON2	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	0000 0000	120
ADRESH	A/D Result Register High Byte								xxxx xxxx	171,172
ADRESL	A/D Result Register Low Byte								xxxx xxxx	171,172
ADCON0	ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE	_	ADON	0000 00-0	165
ADCON1	ADFM	ADCS2	_	_	PCFG3	PCFG2	PCFG1	PCFG0	00 0000	166
CCPR1H	Capture/Co	mpare/PWM F	Register1 High	Byte					XXXX XXXX	111, 113
CCPR1L	Capture/Co	mpare/PWM F	Register1 Low	Byte					XXXX XXXX	111, 113
CCP1CON	_	_	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00 0000	107
CCPR2H	Capture/Co	mpare/PWM F	Register2 High	Byte					XXXX XXXX	111, 113
CCPR2L	Capture/Co	mpare/PWM F	Register2 Low	Byte					XXXX XXXX	111, 113
CCP2CON	_	_	DC2B1	DC2B0	CCP2M3	CCP2M2	CCP2M1	CCP2M0	00 0000	107
TMR3H	Timer3 Reg	jister High Byte	9						xxxx xxxx	103
TMR3L	Timer3 Reg	ister Low Byte							xxxx xxxx	103
T3CON	RD16	T3CCP2	T3CKPS1	T3CKPS0	T3CCP1	T3SYNC	TMR3CS	TMR3ON	0000 0000	103
SPBRG	USART1 Ba	aud Rate Gene	erator						0000 0000	151
RCREG	USART1 R	eceive Registe	r						0000 0000	158,161, 163
TXREG	USART1 Tr	ansmit Registe	er						0000 0000	156, 159, 162
TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	149
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	150

Legend: x = unknown, u = unchanged, - = unimplemented, g = value depends on condition
Note 1: RA6 and associated bits are configured as port pins in RCIO and ECIO oscillator mode only, and read '0' in all other oscillator modes.
2: Bit 21 of the TBLPTRU allows access to the device configuration bits.

7.1 INTCON Registers

The INTCON Registers are readable and writable registers, which contains various enable, priority, and flag bits.

REGISTER 7-1: INTCON REGISTER

	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-x		
	GIE/GIEH	PEIE/GIEL	TMR0IE	INTOIE	RBIE	TMR0IF	INT0IF	RBIF		
	bit 7				•	•	•	bit 0		
bit 7	GIE/GIEH: (When IPEN	Global Interrup <u>= 0:</u>	t Enable bit							
	1 = Enables all unmasked interrupts 0 = Disables all interrupts <u>When IPEN = 1:</u> 1 = Enables all high priority interrupts									
	 1 = Enables all high priority interrupts 0 = Disables all high priority interrupts 									
bit 6	PEIE/GIEL: Peripheral Interrupt Enable bit When IPEN = 0:									
	 1 = Enables all unmasked peripheral interrupts 0 = Disables all peripheral interrupts When IPEN = 1: 									
	 1 = Enables all low priority peripheral interrupts 0 = Disables all low priority peripheral interrupts 									
bit 5	TMROIE: TN	/IR0 Overflow I	nterrupt Ena	ble bit						
	1 = Enables 0 = Disables	the TMR0 ove the TMR0 ove	erflow interrup erflow interru	pt ipt						
bit 4	INTOIE: INT	0 External Inte	rrupt Enable	bit						
	 1 = Enables the INT0 external interrupt 0 = Disables the INT0 external interrupt 									
bit 3	RBIE: RB P	ort Change Int	errupt Enable	e bit						
	 1 = Enables the RB port change interrupt 0 = Disables the RB port change interrupt 									
bit 2	TMR0IF: TMR0 Overflow Interrupt Flag bit									
	1 = TMR0 re 0 = TMR0 re	egister has ove egister did not o	erflowed (mus overflow	st be cleare	ed in softwa	re)				
bit 1	INTOIF: INT	0 External Inte	rrupt Flag bit	:						
	 1 = The INT0 external interrupt occurred (must be cleared in software) 0 = The INT0 external interrupt did not occur 									
bit 0	RBIF: RB P	ort Change Inte	errupt Flag b	it						
	 1 = At least one of the RB7:RB4 pins changed state (must be cleared in software) 0 = None of the RB7:RB4 pins have changed state 									
	Legend:									
	R = Readab	le bit	W = Writab	ole bit	U = Unimpl	emented bi	t, read as '0	,		
	- n = Value a	at POR reset	'1' = Bit is :	set	'0' = Bit is c	leared	x = Bit is un	known		

Note: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit, or the global enable bit. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt. This feature allows for software polling.

8.6 Parallel Slave Port

The Parallel Slave Port is implemented on the 40-pin devices only (PIC18C4X2).

PORTD operates as an 8-bit wide, parallel slave port, or microprocessor port, when control bit PSPMODE (TRISE<4>) is set. It is asynchronously readable and writable by the external world through RD control input pin RE0/RD and WR control input pin RE1/WR.

It can directly interface to an 8-bit microprocessor data bus. The external microprocessor can read or write the PORTD latch as an 8-bit latch. Setting bit PSPMODE enables port pin RE0/RD to be the RD input, <u>RE1/WR</u> to be the WR input and RE2/CS to be the CS (chip select) input. For this functionality, the corresponding data direction bits of the TRISE register (TRISE<2:0>) must be configured as inputs (set). The A/D port configuration bits PCFG2:PCFG0 (ADCON1<2:0>) must be set, which will configure pins RE2:RE0 as digital I/O.

A write to the PSP occurs when both the $\overline{\text{CS}}$ and $\overline{\text{WR}}$ lines are first detected low. A read from the PSP occurs when both the $\overline{\text{CS}}$ and $\overline{\text{RD}}$ lines are first detected low.

The PORTE I/O pins become control inputs for the microprocessor port when bit PSPMODE (TRISE<4>) is set. In this mode, the user must make sure that the TRISE<2:0> bits are set (pins are configured as digital inputs), and the ADCON1 is configured for digital I/O. In this mode, the input buffers are TTL.



FIGURE 8-11: PARALLEL SLAVE PORT WRITE WAVEFORMS



10.0 TIMER1 MODULE

The Timer1 module timer/counter has the following features:

- 16-bit timer/counter (two 8-bit registers: TMR1H and TMR1L)
- Readable and writable (both registers)
- Internal or external clock select
- Interrupt-on-overflow from FFFFh to 0000h
- Reset from CCP module special event trigger

REGISTER 10-1: T1CON: TIMER1 CONTROL REGISTER

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
RD16	—	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N		
bit 7							bit 0		
RD16: 16-bit Read/Write Mode Enable bit									

bit 7	RD16: 16-bit Read/Write M	ode Enable bit		
	1 = Enables register Read/	Write of TImer1 in one	e 16-bit operation	
	0 = Enables register Read/\	Write of Timer1 in two	8-bit operations	
bit 6	Unimplemented: Read as	'0'		
bit 5-4	T1CKPS1:T1CKPS0: Time	r1 Input Clock Presca	ale Select bits	
	11 = 1:8 Prescale value			
	10 = 1:4 Prescale value			
	01 = 1:2 Prescale value			
	00 = 1.1 Prescale value			
bit 3	TIOSCEN: Limer1 Oscillato	or Enable bit		
	1 = Timer1 Oscillator is ena	bled		
	0 = Timer T Oscillator is shu The oscillator inverter a	nd feedback resistor	are turned off to elimin	ate nower drain
hit 2	TISYNC: Timer1 External (Clock Input Synchron	ization Select hit	
511 2	When TMR1CS - 1	Slock input Gynemon		
	1 - Do not synchronize extension	arnal clock input		
	0 = Synchronize external cl	ock input		
	When TMR1CS = 0 :			
	This bit is ignored. Timer1 u	uses the internal clock	when TMR1CS = 0.	
bit 1	TMR1CS: Timer1 Clock So	urce Select bit		
	1 = External clock from pin	RC0/T1OSO/T13CKI	(on the rising edge)	
	0 = Internal clock (Fosc/4)		(0.1.1.0.1.0.1.9.0.390)	
bit 0	TMR1ON: Timer1 On bit			
	1 = Enables Timer1			
	0 = Stops Timer1			
	Legend:			
	R = Readable bit	W = Writable bit	U = Unimplemented	d bit, read as '0'
	- n = Value at POR reset	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

Register 10-1 details the Timer1 control register. This register controls the operating mode of the Timer1 module, and contains the Timer1 oscillator enable bit (T1OSCEN). Timer1 can be enabled or disabled by setting or clearing control bit TMR1ON (T1CON<0>).

13.4 Compare Mode

In Compare mode, the 16-bit CCPR1 (CCPR2) register value is constantly compared against either the TMR1 register pair value or the TMR3 register pair value. When a match occurs, the RC2/CCP1 (RC1/CCP2) pin is:

- driven High
- driven Low
- toggle output (High to Low or Low to High)
- remains unchanged

The action on the pin is based on the value of control bits CCP1M3:CCP1M0 (CCP2M3:CCP2M0). At the same time, interrupt flag bit, CCP1IF (CCP2IF) is set.

13.4.1 CCP PIN CONFIGURATION

The user must configure the CCPx pin as an output by clearing the appropriate TRISC bit.

Note: Clearing the CCP1CON register will force the RC2/CCP1 compare output latch to the default low level. This is not the data latch.

13.4.2 TIMER1/TIMER3 MODE SELECTION

Timer1 and/or Timer3 must be running in Timer mode, or Synchronized Counter mode, if the CCP module is using the compare feature. In Asynchronous Counter mode, the compare operation may not work.

13.4.3 SOFTWARE INTERRUPT MODE

When generate software interrupt is chosen, the CCP1 pin is not affected. Only a CCP interrupt is generated (if enabled).

13.4.4 SPECIAL EVENT TRIGGER

In this mode, an internal hardware trigger is generated, which may be used to initiate an action.

The special event trigger output of CCP1 resets the TMR1 register pair. This allows the CCPR1 register to effectively be a 16-bit programmable period register for Timer1.

The special trigger output of CCPx resets either the TMR1 or TMR3 register pair. Additionally, the CCP2 Special Event Trigger will start an A/D conversion if the A/D module is enabled.

Note: The special event trigger from the CCP2 module will not set the Timer1 or Timer3 interrupt flag bits.

FIGURE 13-2: COMPARE MODE OPERATION BLOCK DIAGRAM



13.5 PWM Mode

In Pulse Width Modulation (PWM) mode, the CCP1 pin produces up to a 10-bit resolution PWM output. Since the CCP1 pin is multiplexed with the PORTC data latch, the TRISC<2> bit must be cleared to make the CCP1 pin an output.

Note:	Clearing the CCP1CON register will force
	the CCP1 PWM output latch to the default
	low level. This is not the PORTC I/O data
	latch.

Figure 13-3 shows a simplified block diagram of the CCP module in PWM mode.

For a step-by-step procedure on how to set up the CCP module for PWM operation, see Section 13.5.3.





A PWM output (Figure 13-4) has a time-base (period) and a time that the output stays high (duty cycle). The frequency of the PWM is the inverse of the period (1/period).





13.5.1 PWM PERIOD

The PWM period is specified by writing to the PR2 register. The PWM period can be calculated using the following formula:

PWM frequency is defined as 1 / [PWM period].

When TMR2 is equal to PR2, the following three events occur on the next increment cycle:

- TMR2 is cleared
- The CCP1 pin is set (exception: if PWM duty cycle = 0%, the CCP1 pin will not be set)
- The PWM duty cycle is latched from CCPR1L into CCPR1H

Note:	The Timer2 postscaler (see Section 11.0)				
	is not used in the determination of the				
	PWM frequency. The postscaler could be				
	used to have a servo update rate at a dif-				
	ferent frequency than the PWM output.				

13.5.2 PWM DUTY CYCLE

The PWM duty cycle is specified by writing to the CCPR1L register and to the CCP1CON<5:4> bits. Up to 10-bit resolution is available. The CCPR1L contains the eight MSbs and the CCP1CON<5:4> contains the two LSbs. This 10-bit value is represented by CCPR1L:CCP1CON<5:4>. The following equation is used to calculate the PWM duty cycle in time:

```
PWM duty cycle = (CCPR1L:CCP1CON<5:4>) •
Tosc • (TMR2 prescale value)
```

CCPR1L and CCP1CON<5:4> can be written to at any time, but the duty cycle value is not latched into CCPR1H until after a match between PR2 and TMR2 occurs (i.e., the period is complete). In PWM mode, CCPR1H is a read only register.

The CCPR1H register and a 2-bit internal latch are used to double buffer the PWM duty cycle. This double buffering is essential for glitchless PWM operation.

When the CCPR1H and 2-bit latch match TMR2 concatenated with an internal 2-bit Q clock or 2 bits of the TMR2 prescaler, the CCP1 pin is cleared.

The maximum PWM resolution (bits) for a given PWM frequency is given by the equation:

PWM Resolution (max) =
$$\frac{\log(\frac{FOSC}{FPWM})}{\log(2)}$$
 bits

Note: If the PWM duty cycle value is longer than the PWM period, the CCP1 pin will not be cleared.

14.3 SPI Mode

The SPI mode allows 8-bits of data to be synchronously transmitted and received simultaneously. All four modes of SPI are supported. To accomplish communication, typically three pins are used:

- Serial Data Out (SDO) RC5/SDO
- Serial Data In (SDI) RC4/SDI/SDA
- Serial Clock (SCK) RC3/SCK/SCL/LVOIN

Additionally, a fourth pin may be used when in a Slave mode of operation:

Slave Select (SS) - RA5/SS/AN4

14.3.1 OPERATION

When initializing the SPI, several options need to be specified. This is done by programming the appropriate control bits (SSPCON1<5:0>) and SSPSTAT<7:6>. These control bits allow the following to be specified:

- Master mode (SCK is the clock output)
- Slave mode (SCK is the clock input)
- Clock Polarity (Idle state of SCK)
- Data input sample phase (middle or end of data output time)
- Clock edge (output data on rising/falling edge of SCK)
- Clock Rate (Master mode only)
- Slave Select mode (Slave mode only)

Figure 14-1 shows the block diagram of the MSSP module, when in SPI mode.

FIGURE 14-1:

MSSP BLOCK DIAGRAM (SPI MODE)



The MSSP consists of a transmit/receive shift register (SSPSR) and a buffer register (SSPBUF). The SSPSR shifts the data in and out of the device, MSb first. The SSPBUF holds the data that was written to the SSPSR. until the received data is ready. Once the 8-bits of data have been received, that byte is moved to the SSPBUF register. Then the buffer full detect bit, BF (SSPSTAT<0>), and the interrupt flag bit, SSPIF, are set. This double buffering of the received data (SSPBUF) allows the next byte to start reception before reading the data that was just received. Any write to the SSPBUF register during transmission/reception of data will be ignored, and the write collision detect bit, WCOL (SSPCON1<7>), will be set. User software must clear the WCOL bit so that it can be determined if the following write(s) to the SSPBUF register completed successfully.



FIGURE 14-6: SPI MODE WAVEFORM (SLAVE MODE WITH CKE = 1)







16.0 COMPATIBLE 10-BIT ANALOG-TO-DIGITAL CONVERTER (A/D) MODULE

The analog-to-digital (A/D) converter module has five inputs for the PIC18C2x2 devices and eight for the PIC18C4x2 devices. This module has the ADCON0 and ADCON1 register definitions that are compatible with the mid-range A/D module.

The A/D allows conversion of an analog input signal to a corresponding 10-bit digital number.

REGISTER 16-1: ADCON0 REGISTER

The A/D module has four registers. These registers are:

- A/D Result High Register (ADRESH)
- A/D Result Low Register (ADRESL)
- A/D Control Register 0 (ADCON0)
- A/D Control Register 1 (ADCON1)

The ADCON0 register, shown in Register 16-1, controls the operation of the A/D module. The ADCON1 register, shown in Register 16-2, configures the functions of the port pins.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0
ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE	—	ADON
bit 7							bit 0

bit 7-6 ADCS1:ADCS0: A/D Conversion Clock Select bits (ADCON0 bits in **bold**)

ADCON1 <adcs2></adcs2>	ADCON0 <adcs1:adcs0></adcs1:adcs0>	Clock Conversion
0	00	Fosc/2
0	01	Fosc/8
0	10	Fosc/32
0	11	FRC (clock derived from the internal A/D RC oscillator)
1	00	Fosc/4
1	01	Fosc/16
1	10	Fosc/64
1	11	FRC (clock derived from the internal A/D RC oscillator)

bit 5-3 CHS2:CHS0: Analog Channel Select bits

- 000 = channel 0 (AN0)
- 001 = channel 1 (AN1)
- 010 = channel 2 (AN2)
- 011 = channel 3 (AN3)
- 100 = channel 4 (AN4)
- 101 = channel 5 (AN5)
- 110 = channel 6 (AN6)
- 111 = channel 7 (AN7)
- **Note:** The PIC18C2X2 devices do not implement the full 8 A/D channels; the unimplemented selections are reserved. Do not select any unimplemented channel.

bit 2 GO/DONE: A/D Conversion Status bit

When ADON = 1:

- 1 = A/D conversion in progress (setting this bit starts the A/D conversion which is automatically cleared by hardware when the A/D conversion is complete)
- 0 = A/D conversion not in progress

bit 1 Unimplemented: Read as '0'

bit 0 ADON: A/D On bit

1 = A/D converter module is powered up

0 = A/D converter module is shut-off and consumes no operating current

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
- n = Value at POR reset	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

To calculate the minimum acquisition time, Equation 16-1 may be used. This equation assumes that 1/2 LSb error is used (1024 steps for the A/D). The 1/2 LSb error is the maximum error allowed for the A/D to meet its specified resolution.

EQUATION 16-1: ACQUISITION TIME

TACQ	=	Amplifier Settling Time + Holding Capacitor Charging Time + Temperature Coefficient
	=	TAMP + TC + TCOFF

EQUATION 16-2: A/D MINIMUM CHARGING TIME

```
VHOLD = (VREF - (VREF/2048)) \cdot (1 - e^{(-Tc/CHOLD(RIC + RSS + RS))})
or
TC = -(120 \text{ pF})(1 \text{ k}\Omega + \text{Rss} + \text{Rs}) \ln(1/2047)
```

Example 16-1 shows the calculation of the minimum required acquisition time TACQ. This calculation is based on the following application system assumptions:

•	CHOLD	=	120 pF
•	Rs	=	2.5 kΩ
•	Conversion Error	\leq	1/2 LSb

- VDD = $5V \rightarrow Rss = 7 k\Omega$
- Temperature = 50°C (system max.)
- VHOLD = 0V @ time = 0

EXAMPLE 16-1: CALCULATING THE MINIMUM REQUIRED ACQUISITION TIME

 $\begin{array}{rcl} {\rm TACQ} &=& {\rm TAMP} + {\rm TC} + {\rm TCOFF} \\ \\ {\rm Temperature \ coefficient \ is \ only \ required \ for \ temperatures > 25^{\circ}{\rm C}. \\ \\ {\rm TACQ} &=& 2\ \mu{\rm s} + {\rm Tc} + [({\rm Temp} - 25^{\circ}{\rm C})(0.05\ \mu{\rm s}/^{\circ}{\rm C})] \\ \\ {\rm TC} &=& -{\rm CHOLD}\ ({\rm RIC} + {\rm RSS} + {\rm RS})\ \ln(1/2047) \\ &\quad -120\ {\rm pF}\ (1\ k\Omega + 7\ k\Omega + 2.5\ k\Omega)\ \ln(0.0004885) \\ &\quad -120\ {\rm pF}\ (10.5\ k\Omega)\ \ln(0.0004885) \\ &\quad -1.26\ \mu{\rm s}\ (-7.6241) \\ &\quad 9.61\ \mu{\rm s} \\ \end{array}$

TABLE 19-2: PIC18CXXX INSTRUCTION SET

OperandsDescriptionCyclesMSbLSbAffectedNotesBYTE-ORIENTED FILE REGISTER OPERATIONSADDWFf, d, aAdd WREG and f1001001daffffffffC, DC, Z, OV, N1, 2ADDWFCf, d, aAdd WREG and Carry bit to f1001000daffffffffZ, N1, 2ANDWFf, d, aAND WREG with f1001001daffffffffZ, N1, 2CLRFf, aClear f10110101affffffffZ2COMFf, d, aComplement f10011001affffffffZ2COMFf, aCompare f with WREG, skip =1 (2 or 3)0110001affffffffNone4CPFSEQf, aCompare f with WREG, skip >1 (2 or 3)0110010affffffffNone4CPFSLTf, aDecrement f1000001daffffffffNone1, 2, 3, 4DECFf, d, aDecrement f, Skip if 01 (2 or 3)001011daffffffffNone1, 2, 3, 4INCF SZf, d, aIncrement f, Skip if 01 (2 or 3)001111daffffffffNone1, 2INCFSZf, d, aIncrement f, Skip if 01 (2 or 3)001111daffffffffNone41INCFSZf, d, aIncrement f, Skip if 01 (2 or 3)001111daff	Mnemonic,		Description	Cualas	16-bit Instruction Word			Vord	Status	Notaa	
BYTE-ORIENTED FILE REGISTER OPERATIONSADDWFf, d, aAdd WREG and f1001001daffffffffC, DC, Z, OV, N1, 2ADDWFCf, d, aAdd WREG and Carry bit to f1001000daffffffffC, DC, Z, OV, N1, 2ANDWFf, d, aAND WREG with f1001001daffffffffZ, N1, 2CLRFf, aClear f10110101affffffffZ2COMFf, d, aComplement f1000111daffffffffNone4CPFSEQf, aCompare f with WREG, skip >1(2 or 3)0110010affffffffNone4CPFSGTf, aCompare f with WREG, skip <1(2 or 3)0110010affffffffNone1, 2DECFf, d, aDecrement f1000001daffffffffNone1, 2, 3, 4DECFSZf, d, aDecrement f, Skip if Not 01(2 or 3)010011daffffffffNone1, 2, 3, 4INCFf, d, aIncrement f, Skip if 01(2 or 3)011010daffffffffNone1, 2, 3, 4INCFSZf, d, aIncrement f, Skip if 01(2 or 3)001011daffffffffNone1, 2, 3, 4INCFSZf, d, aIncrement f, Skip if Not 01(2 or 3)001111daffffffff	Opera	nds	Description	Cycles	MSb			LSb	Affected	Notes	
ADDWFf, d, aAdd WREG and f1001001daffffffffC, DC, Z, OV, N1, 2ADDWFCf, d, aAdd WREG and Carry bit to f1001000daffffffffC, DC, Z, OV, N1, 2ANDWFf, d, aAND WREG with f1001001daffffffffZ, N1, 2CLRFf, aClear f10110101affffffffZ, N1, 2COMFf, d, aComplement f10011101affffffffZ2COMFf, aCompare f with WREG, skip =1000111daffffffffNone4CPFSEQf, aCompare f with WREG, skip >1(2 or 3)0110010affffffffNone4CPFSLTf, aCompare f with WREG, skip >1(2 or 3)0110010affffffffNone1, 2DECFf, d, aDecrement f1000001daffffffffNone1, 2, 3, 4DCFSNZf, d, aDecrement f, Skip if Not 01(2 or 3)010011daffffffffNone1, 2, 3, 4INCFf, d, aIncrement f1001010daffffffffNone1, 2, 3, 4INCFSZf, d, aIncrement f, Skip if 01(2 or 3)011010daffffffffNone4INESNZf, d, aIncrement f, Skip if Not 01010011	BYTE-ORIENTED FILE REGISTER OPERATIONS										
ADDWFCf, d, aAdd WREG and Carry bit to f1001000daffffffffC, DC, Z, OV, N1, 2ANDWFf, d, aAND WREG with f1000101daffffffffZ, N1,2CLRFf, aClear f10110101affffffffZ2COMFf, d, aComplement f1000111daffffffffZ2CPFSEQf, aCompare f with WREG, skip =1(2 or 3)0110001affffNone4CPFSGTf, aCompare f with WREG, skip >1(2 or 3)0110010affffffffNone4CPFSLTf, aCompare f with WREG, skip >1(2 or 3)0110010affffffffNone4DECFf, d, aDecrement f1000001daffffffffNone1, 2, 3, 4DECFSZf, d, aDecrement f, Skip if 01(2 or 3)010011daffffffffNone1, 2, 3, 4INCFf, d, aIncrement f, Skip if 01(2 or 3)010111daffffffffNone1, 2, 3, 4INCFSZf, d, aIncrement f, Skip if 01(2 or 3)011010daffffffffNone4INESNZf, d, aIncrement f, Skip if Not 01(2 or 3)011011daffffffffNone4INCFSZf, d, aIncrement f, Skip if Not	ADDWF	f, d, a	Add WREG and f	1	0010	01da	ffff	ffff	C, DC, Z, OV, N	1, 2	
ANDWFf, d, aAND WREG with f1000101daffffffffZ, N1,2CLRFf, aClear f10110101affffffffZ2COMFf, d, aComplement f1000111daffffffffZ2CPFSEQf, aCompare f with WREG, skip =1(2 or 3)0110001affffffffNone4CPFSGTf, aCompare f with WREG, skip >1(2 or 3)0110010affffffffNone4CPFSLTf, aCompare f with WREG, skip >1(2 or 3)0110010affffffffNone4DECFf, d, aDecrement f1000001daffffffffNone1, 2, 3, 4DECFSZf, d, aDecrement f, Skip if 01(2 or 3)010011daffffffffNone1, 2, 3, 4INCFf, d, aIncrement f1001010daffffffffC, DC, Z, OV, N1, 2, 3, 4INCFSZf, d, aIncrement f, Skip if 01(2 or 3)001011daffffffffNone4INESNZf, d, aIncrement f, Skip if Not 01010010daffffffffNone4INESNZf, d, aIncrement f, Skip if Not 01010010daffffffffNone4	ADDWFC	f, d, a	Add WREG and Carry bit to f	1	0010	00da	ffff	ffff	C, DC, Z, OV, N	1, 2	
CLRFf, aClear f10110101affffffffZ2COMFf, d, aComplement f1000111daffffffffZ, N1, 2CPFSEQf, aCompare f with WREG, skip =1 (2 or 3)0110001affffffffNone4CPFSGTf, aCompare f with WREG, skip >1 (2 or 3)0110010affffffffNone4CPFSLTf, aCompare f with WREG, skip 1 (2 or 3)0110010affffffffNone4DECFf, d, aDecrement f1000001daffffffffC, DC, Z, OV, N1, 2, 3, 4DECFSZf, d, aDecrement f, Skip if 01 (2 or 3)010011daffffffffNone1, 2, 3, 4INCFf, d, aIncrement f1001010daffffffffC, DC, Z, OV, N1, 2, 3, 4INCFSZf, d, aIncrement f, Skip if 012 or 3)011010daffffffffNone4INESNZf, d, aIncrement f, Skip if 01011010daffffffffNone4INESNZf, d, aIncrement f, Skip if Not 01010010daffffffffNone4INESNZf, d, aIncrement f, Skip if Not 01010010daffffffffNone4	ANDWF	f, d, a	AND WREG with f	1	0001	01da	ffff	ffff	Z, N	1,2	
COMFf, d, aComplement f1000111daffffffffZ, N1, 2CPFSEQf, aCompare f with WREG, skip =1 (2 or 3)0110001affffffffNone4CPFSGTf, aCompare f with WREG, skip >1 (2 or 3)0110010affffffffNone4CPFSLTf, aCompare f with WREG, skip <	CLRF	f, a	Clear f	1	0110	101a	ffff	ffff	Z	2	
CPFSEQf, aCompare f with WREG, skip =1 (2 or 3)0110001affffffffNone4CPFSGTf, aCompare f with WREG, skip >1 (2 or 3)0110010affffffffNone4CPFSLTf, aCompare f with WREG, skip <	COMF	f, d, a	Complement f	1	0001	11da	ffff	ffff	Z, N	1, 2	
CPFSGTf, aCompare f with WREG, skip > Compare f with WREG, skip <1 (2 or 3) 1 (2 or 3)0110010affffffffNone4CPFSLTf, aCompare f with WREG, skip < DECF1 (2 or 3)0110000affffffffNone1, 2DECFf, d, aDecrement f1000001daffffffffC, DC, Z, OV, N1, 2, 3, 4DECFSZf, d, aDecrement f, Skip if 01 (2 or 3)001011daffffffffNone1, 2, 3, 4DCFSNZf, d, aIncrement f1001011daffffffffNone1, 2, 3, 4INCFf, d, aIncrement f1001011daffffffffNone1, 2, 3, 4INCFSZf, d, aIncrement f, Skip if 01(2 or 3)011010daffffffffNone4INEFSIZf, d, aIncrement f, Skip if 01(2 or 3)001111daffffNone4	CPFSEQ	f, a	Compare f with WREG, skip =	1 (2 or 3)	0110	001a	ffff	ffff	None	4	
CPFSLT f, a Compare f with WREG, skip < 1 (2 or 3) 0110 000a ffff ffff None 1, 2 DECF f, d, a Decrement f 1 0000 01da ffff ffff C, DC, Z, OV, N 1, 2, 3, 4 DECFSZ f, d, a Decrement f, Skip if 0 1 (2 or 3) 0010 11da ffff ffff None 1, 2, 3, 4 DCFSNZ f, d, a Decrement f, Skip if Not 0 1 (2 or 3) 0100 11da ffff ffff None 1, 2, 3, 4 INCF f, d, a Increment f 1 0010 10da ffff ffff None 1, 2, 3, 4 INCFSZ f, d, a Increment f, Skip if 0 1 1 0010 10da ffff ffff None 4 INESNZ f, d, a Increment f, Skip if 0 1 0100 10da ffff ffff None 4 4	CPFSGT	f, a	Compare f with WREG, skip >	1 (2 or 3)	0110	010a	ffff	ffff	None	4	
DECFf, d, aDecrement f1000001daffffffffC, DC, Z, OV, N1, 2, 3, 4DECFSZf, d, aDecrement f, Skip if 01 (2 or 3)001011daffffffffNone1, 2, 3, 4DCFSNZf, d, aDecrement f, Skip if Not 01 (2 or 3)010011daffffffffNone1, 2, 3, 4INCFf, d, aIncrement f1001010daffffffffNone1, 2INCFSZf, d, aIncrement f, Skip if 01 (2 or 3)001111daffffffffNone4INESNZf, d, aIncrement f, Skip if 01 (2 or 3)011011daffffffffNone4	CPFSLT	f, a	Compare f with WREG, skip <	1 (2 or 3)	0110	000a	ffff	ffff	None	1, 2	
DECFSZf, d, aDecrement f, Skip if 01 (2 or 3)001011daffffffffNone1, 2, 3, 4DCFSNZf, d, aDecrement f, Skip if Not 01 (2 or 3)010011daffffffffNone1, 2INCFf, d, aIncrement f1001010daffffffffC, DC, Z, OV, N1, 2, 3, 4INCFSZf, d, aIncrement f, Skip if 01 (2 or 3)001111daffffffffNone4INESNZf, d, aIncrement f, Skip if Not 01 (2 or 3)011111daffffNone4	DECF	f, d, a	Decrement f	1	0000	01da	ffff	ffff	C, DC, Z, OV, N	1, 2, 3, 4	
DCFSNZf, d, aDecrement f, Skip if Not 01 (2 or 3)010011daffffffffNone1, 2INCFf, d, aIncrement f1001010daffffffffC, DC, Z, OV, N1, 2, 3, 4INCFSZf, d, aIncrement f, Skip if 01(2 or 3)001111daffffffffNone4INESNZf, d, aIncrement f, Skip if Not 01010210daffffffffNone4	DECFSZ	f, d, a	Decrement f, Skip if 0	1 (2 or 3)	0010	11da	ffff	ffff	None	1, 2, 3, 4	
INCF f, d, a Increment f 1 0010 10da ffff C, DC, Z, OV, N 1, 2, 3, 4 INCFSZ f, d, a Increment f, Skip if 0 1 (2 or 3) 0011 11da ffff ffff None 4 INESNZ f, d, a Increment f, Skip if 0 1 (2 or 3) 0101 11da ffff ffff None 4	DCFSNZ	f, d, a	Decrement f, Skip if Not 0	1 (2 or 3)	0100	11da	ffff	ffff	None	1, 2	
INCFSZ f, d, a Increment f, Skip if 0 1 (2 or 3) 0011 11da ffff ffff None 4	INCF	f, d, a	Increment f	1	0010	10da	ffff	ffff	C, DC, Z, OV, N	1, 2, 3, 4	
INFERNZ f d a Increment f Skin if Not 0 1 (2 or 2) alog 103- 5555 5555 None 1 2	INCFSZ	f, d, a	Increment f, Skip if 0	1 (2 or 3)	0011	11da	ffff	ffff	None	4	
[1, 2]	INFSNZ	f, d, a	Increment f, Skip if Not 0	1 (2 or 3)	0100	10da	ffff	ffff	None	1, 2	
IORWF f, d, a Inclusive OR WREG with f 1 0001 00da ffff ffff Z, N 1, 2	IORWF	f, d, a	Inclusive OR WREG with f	1	0001	00da	ffff	ffff	Z, N	1, 2	
MOVF f, d, a Move f 1 0101 00da ffff ffff Z, N 1	MOVF	f, d, a	Move f	1	0101	00da	ffff	ffff	Z, N	1	
MOVFF f _s , f _d Move f _s (source) to 1st word 2 1100 ffff ffff ffff None	MOVFF	f _s , f _d	Move f _s (source) to 1st word	2	1100	ffff	ffff	ffff	None		
f _d (destination)2nd word 1111 ffff ffff ffff		0 4	f _d (destination)2nd word		1111	ffff	ffff	ffff			
MOVWF f, a Move WREG to f 1 0110 111a ffff ffff None	MOVWF	f, a	Move WREG to f	1	0110	111a	ffff	ffff	None		
MULWF f, a Multiply WREG with f 1 0000 001a ffff ffff None	MULWF	f, a	Multiply WREG with f	1	0000	001a	ffff	ffff	None		
NEGF f, a Negate f 1 0110 110a ffff ffff C, DC, Z, OV, N 1, 2	NEGF	f, a	Negate f	1	0110	110a	ffff	ffff	C, DC, Z, OV, N	1, 2	
RLCF f, d, a Rotate Left f through Carry 1 0011 01da ffff fff C, Z, N	RLCF	f, d, a	Rotate Left f through Carry	1	0011	01da	ffff	ffff	C, Z, N		
RLNCF f, d, a Rotate Left f (No Carry) 1 0100 01da ffff Z, N 1, 2	RLNCF	f, d, a	Rotate Left f (No Carry)	1	0100	01da	ffff	ffff	Z, N	1, 2	
RRCF f, d, a Rotate Right f through Carry 1 0011 00da ffff fff C, Z, N	RRCF	f, d, a	Rotate Right f through Carry	1	0011	00da	ffff	ffff	C, Z, N		
RRNCF f, d, a Rotate Right f (No Carry) 1 0100 00da ffff fff Z, N	RRNCF	f, d, a	Rotate Right f (No Carry)	1	0100	00da	ffff	ffff	Z, N		
SETF f, a Set f 1 0110 100a ffff ffff None	SETF	f, a	Set f	1	0110	100a	ffff	ffff	None		
SUBFWB f, d, a Subtract f from WREG with 1 0101 01da ffff fff C, DC, Z, OV, N 1, 2	SUBFWB	f, d, a	Subtract f from WREG with	1	0101	01da	ffff	ffff	C, DC, Z, OV, N	1, 2	
borrow			borrow								
SUBWF f, d, a Subtract WREG from f 1 0101 11da ffff fff C, DC, Z, OV, N	SUBWF	f, d, a	Subtract WREG from f	1	0101	11da	ffff	ffff	C, DC, Z, OV, N		
SUBWFB f, d, a Subtract WREG from f with 1 0101 10da ffff ffff C, DC, Z, OV, N 1, 2	SUBWFB	f, d, a	Subtract WREG from f with	1	0101	10da	ffff	ffff	C, DC, Z, OV, N	1, 2	
borrow			borrow								
SWAPF f, d, a Swap nibbles in f 1 0011 10da ffff ffff None 4	SWAPF	f, d, a	Swap nibbles in f	1	0011	10da	ffff	ffff	None	4	
TSTFSZ f, a Test f, skip if 0 1 (2 or 3) 0110 011a ffff ffff None 1, 2	TSTFSZ	f, a	Test f, skip if 0	1 (2 or 3)	0110	011a	ffff	ffff	None	1, 2	
XORWF f, d, a Exclusive OR WREG with f 1 0001 10da ffff fff Z, N	XORWF	f, d, a	Exclusive OR WREG with f	1	0001	10da	ffff	ffff	Z, N		
BIT-ORIENTED FILE REGISTER OPERATIONS	BIT-ORIEN										
BCF f, b, a Bit Clear f 1 1001 bbba ffff fff None 1.2	BCF	f, b, a	Bit Clear f	1	1001	bbba	ffff	ffff	None	1, 2	
BSF f, b, a Bit Set f 1 1000 bbba ffff ffff None 1, 2	BSF	f, b, a	Bit Set f	1	1000	bbba	ffff	ffff	None	1, 2	
BTFSC f, b, a Bit Test f, Skip if Clear 1 (2 or 3) 1011 bbba ffff ffff None 3.4	BTFSC	f, b. a	Bit Test f, Skip if Clear	1 (2 or 3)	1011	bbba	ffff	ffff	None	3, 4	
BTFSS f, b, a Bit Test f, Skip if Set 1 (2 or 3) 1010 bbba ffff ffff None 3.4	BTFSS	f, b. a	Bit Test f, Skip if Set	1 (2 or 3)	1010	bbba	ffff	ffff	None	3, 4	
BTG f, d, a Bit Toggle f 1 0111 bbba ffff ffff None 1.2	BTG	f, d, a	Bit Toggle f	1	0111	bbba	ffff	ffff	None	1, 2	

Note 1: When a PORT register is modified as a function of itself (e.g., MOVF PORTB, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared if assigned.

3: If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

4: Some instructions are 2 word instructions. The second word of these instructions will be executed as a NOP, unless the first word of the instruction retrieves the information embedded in these 16-bits. This ensures that all program memory locations have a valid instruction.

5: If the table write starts the write cycle to internal memory, the write will continue until terminated.

INC	FSZ	Increment f, skip if 0								
Synt	ax:	[label]	[label] INCFSZ f [,d [,a]							
Ope	rands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$							
Ope	ration:	(f) + 1 \rightarrow of skip if rest	dest, ult = 0							
Statu	us Affected:	None	None							
Enco	oding:	0011	0011 11da ffff fff							
Deso	cription:	The conte increment placed in V result is pl (default). If the resu tion, which discarded instead, m instruction Bank will b the BSR value	The contents of register 'f' are incremented. If 'd' is 0, the result is placed in WREG. If 'd' is 1, the result is placed back in register 'f' (default). If the result is 0, the next instruc- tion, which is already fetched, is discarded and a NOP is executed instead, making it a two-cycle instruction. If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the							
Wor	ds:	1								
Cycles:		1(2) Note: 3 c by 5	1(2) Note: 3 cycles if skip and followed by a 2-word instruction.							
QU	Q1	Q2	Q3		Q4					
	Decode	Read register 'f'	Process Data	W des	Write to destination					
lf sk	kip:									
	Q1	Q2	Q3		Q4					
	No	No	No	0.0	No					
lfek	in and follow	operation	d instructio	Op	eration					
11 31		02	03	/11.	04					
	No	No	No		No					
	operation	operation	operation	ор	eration					
	No	No	No		No					
operation		operation	operation	ор	operation					
Example:		HERE NZERO ZERO	HERE INCFSZ CNT, 1, 0 NZERO : ZERO :							
	Before Instru	iction	(11555)							
	PC After Instruct	= Addres	s (HERE)							
		uun = ראיד +	1							
	If CNT PC If CNT	= 0; = Addres $\neq 0;$	s (ZERO)							
	PC = Address(NZERO)									

INFSNZ	Increment f, skip if not 0								
Syntax:	[<i>label</i>] IN	[<i>label</i>] INFSNZ f [,d [,a]							
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$							
Operation:	(f) + 1 \rightarrow c skip if resu	(f) + 1 \rightarrow dest, skip if result \neq 0							
Status Affected:	None								
Encoding:	0100	10da	ffff	ffff					
Description: Words:	The conte incremente placed in V result is pl (default). If the resu instruction fetched, is executed i cycle instr Access Ba riding the I the bank v BSR value	The contents of register 'f' are incremented. If 'd' is 0, the result is placed in WREG. If 'd' is 1, the result is placed back in register 'f' (default). If the result is not 0, the next instruction, which is already fetched, is discarded and a NOP is executed instead, making it a two- cycle instruction. If 'a' is 0, the Access Bank will be selected, over- riding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value (default).							
worus.	1	1							
Q Cycle Activity:	Note: 3 c by	cycles if s a 2-word	skip and d instruc	followed tion.					
Q1	Q2	Q3	14	Q4					
Decode	Read register 'f'	Data	s v	stination					
If skip:			1						
Q1	Q2	Q3		Q4					
No	No	No		No					
operation	operation	operatio	on op	operation					
		ม เกรเกินป การ	uon.	04					
No	No	No		No					
operation	operation	operatio	on op	eration					
No	No	No		No					
operation	operation	operation	ση ομ						
Example:	HERE INFSNZ REG, 1, 0 ZERO NZERO								
Before Instru	iction = Addres	s (HERE	:)						
After Instruct REG If REG PC	tion = REG + ≠ 0; = Addres	1 s (NZEF	20)						

21.1 DC Characteristics (Continued)

PIC18LCXX2 (Industrial)				Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \leq TA \leq +85^{\circ}C$ for industrial					
PIC18CXX2 (Industrial, Extended)				$\begin{array}{llllllllllllllllllllllllllllllllllll$					
Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions		
	Idd	Supply Current ^(2,4)		-	_	-			
D010		PIC18LCXX2	_	—	2	mA	XT, RC, RCIO osc configurations Fosc = 4 MHz, VDD = $2.5V$		
D010		PIC18CXX2	_	—	4	mA	XT, RC, RCIO osc configurations Fosc = 4 MHz, VDD = $4.2V$		
D010A		PIC18LCXX2	_	—	55	μA	LP osc configuration Fosc = 32 kHz, VDD = $2.5V$		
D010A		PIC18CXX2	_	—	250	μA	LP osc configuration Fosc = 32 kHz, VDD = 4.2V		
D010C		PIC18LCXX2	—	—	38	mA	EC, ECIO osc configurations Fosc = 40 MHz, VDD = 5.5V		
D010C		PIC18CXX2		—	38	mA	EC, ECIO osc configurations Fosc = 40 MHz, VDD = 5.5V		
D013		PIC18LCXX2			3.5 25 38	mA mA mA	HS osc configuration Fosc = 6 MHz, VDD = $2.5V$ Fosc = 25 MHz, VDD = $5.5V$ HS + PLL osc configurations Fosc = 10 MHz, VDD = $5.5V$		
D013		PIC18CXX2	_	_	25 38	mA mA	HS osc configuration Fosc = 25 MHz, $VDD = 5.5V$ HS + PLL osc configurations Fosc = 10 MHz, $VDD = 5.5V$		
D014		PIC18LCXX2	_	_	55	μA	Timer1 osc configuration Fosc = 32 kHz, VDD = 2.5V		
D014		PIC18CXX2		_	200 250	μΑ μΑ	OSCB osc configuration Fosc = 32 kHz, VDD = $4.2V$, $-40^{\circ}C$ to $+85^{\circ}C$ Fosc = 32 kHz, VDD = $4.2V$, $-40^{\circ}C$ to $+125^{\circ}C$		

Legend: Shading of rows is to assist in readability of the table.

Note 1: This is the limit to which VDD can be lowered in SLEEP mode, or during a device RESET, without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD

```
MCLR = VDD; WDT enabled/disabled as specified.
```

3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD or VSS, and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR,...).

4: For RC osc configuration, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in kOhm.

21.3 AC (Timing) Characteristics

21.3.1 TIMING PARAMETER SYMBOLOGY

The timing parameter symbols have been created following one of the following formats:

1. TppS2ppS			3. TCC:ST	(I ² C specifications only)
2. T	ppS		4. Ts	(I ² C specifications only)
Т				
	F	Frequency	Т	Time
Low	vercase let	ters (pp) and their meanings:		
рр				
	сс	CCP1	osc	OSC1
	ck	CLKOUT	rd	RD
	CS	CS	rw	RD or WR
	di	SDI	SC	SCK
	do	SDO	SS	SS
	dt	Data in	tO	TOCKI
	io	I/O port	t1	T1CKI
	mc	MCLR	wr	WR
Upp	percase let	ters and their meanings:		
S				
	F	Fall	Р	Period
	Н	High	R	Rise
	I	Invalid (Hi-impedance)	V	Valid
	L	Low	Z	Hi-impedance
I ² C	only			
	AA	output access	High	High
	BUF	Bus free	Low	Low
Тсс	∷sт (I ² C sp	ecifications only)		
CC				
	HD	Hold	SU	Setup
ST				
	DAT	DATA input hold	STO	STOP condition
1	STA	START condition		

Package Marking Information (Cont'd)

40-Lead PDIP



Example



PIC18C452

-I/JW

0115017

28- and 40-Lead JW (CERDIP)



44-Lead TQFP



Example

Example

 \mathbf{v}

MICROCHIP



44-Lead PLCC



Example



DS39026D-page 278

NOTES: