



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	PIC
Core Size	8-Bit
Speed	40MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	33
Program Memory Size	16KB (8K x 16)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	2.5V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-TQFP
Supplier Device Package	44-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18lc442-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong





7.3 PIE Registers

The PIE registers contain the individual enable bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are two Peripheral Interrupt Enable Registers (PIE1, PIE2). When IPEN = 0, the PEIE bit must be set to enable any of these peripheral interrupts.

REGISTER 7-6: PERIPHERAL INTERRUPT ENABLE REGISTER 1 (PIE1)

	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	PSPIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE
	bit 7							bit 0
bit 7					pt Enable bit			
		s the PSP re s the PSP r						
bit 6		Converter Ir						
		s the A/D in	•					
	0 = Disable	es the A/D ir	nterrupt					
bit 5	RCIE: USA	RT Receive	e Interrupt E	nable bit				
		s the USAR						
h:+ 4		es the USAF		•				
bit 4		RT Transmi s the USAR						
		s the USAR						
bit 3	SSPIE: Ma	ster Synchr	onous Seria	l Port Interr	upt Enable bit			
		s the MSSP						
		es the MSSF						
bit 2		CP1 Interru		it				
		s the CCP1 s the CCP1	-					
bit 1		MR2 to PR2	•	rrunt Enable	- hit			
bit i		s the TMR2		•				
		es the TMR2						
bit 0	TMR1IE: T	MR1 Overflo	ow Interrupt	Enable bit				
		s the TMR1						
	0 = Disable	es the TMR1	overflow in	iterrupt				
	Legend:]
	R = Reada	hla hit	\\/ \\	/ritable bit	U = Unimple	omontad hi	it read as "	ר י
	- n = Value			Bit is set	0 = 0 minipi		x = Bit is ur	
	- n = value	al FUR	I = D	IL IS SEL	U = DILISC	lealeu	x = Dit is uf	INTOWN

7.4 IPR Registers

The IPR registers contain the individual priority bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are two Peripheral Interrupt Priority Registers (IPR1, IPR2). The operation of the priority bits requires that the Interrupt Priority Enable (IPEN) bit be set.

REGISTER 7-8: PERIPHERAL INTERRUPT PRIORITY REGISTER 1 (IPR1)

	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
	PSPIP	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP
	bit 7							bit 0
bit 7	PSPIP: Pa	rallel Slave I	Port Read/W	/rite Interrup	ot Priority bit			
	1 = High pr	-						
bit 6	0 = Low pri	•	nterrupt Prio	rity bit				
DILO	1 = High pr		iterrupt Filo					
	0 = Low pri	•						
bit 5	RCIP: USA	RT Receive	Interrupt Pr	iority bit				
	1 = High pr	,						
	0 = Low pri	•						
bit 4			t Interrupt Pi	riority bit				
	1 = High pr							
bit 3	0 = Low pri	•	anous Sorial	Port Intorru	ıpt Priority b	i+		
DIL 3	1 = High pr	-		FOILINGIN	ipt Friority D	n		
	0 = Low pri	•						
bit 2	CCP1IP: C	CP1 Interru	pt Priority bit	t				
	1 = High pr	•						
	0 = Low pri	•						
bit 1			2 Match Inter	rupt Priority	' bit			
	1 = High pr 0 = Low pri	•						
bit 0	•	•	ow Interrupt	Priority hit				
bit 0	1 = High pr		ow interrupt	Thomy bit				
	0 = Low pri	•						
	Legend:							
	R = Reada	ble bit	W = W	ritable bit	U = Unim	nplemented	bit, read as	0'
	- n = Value	at POR	'1' = Bi	t is set	'0' = Bit i	s cleared	x = Bit is u	nknown

9.1 Timer0 Operation

Timer0 can operate as a timer or as a counter.

Timer mode is selected by clearing the T0CS bit. In Timer mode, the Timer0 module will increment every instruction cycle (without prescaler). If the TMR0 register is written, the increment is inhibited for the following two instruction cycles. The user can work around this by writing an adjusted value to the TMR0 register.

Counter mode is selected by setting the T0CS bit. In Counter mode, Timer0 will increment either on every rising, or falling edge of pin RA4/T0CKI. The incrementing edge is determined by the Timer0 Source Edge Select bit (T0SE). Clearing the T0SE bit selects the rising edge. Restrictions on the external clock input are discussed below.

When an external clock input is used for Timer0, it must meet certain requirements. The requirements ensure the external clock can be synchronized with the internal phase clock (Tosc). Also, there is a delay in the actual incrementing of Timer0 after synchronization.

9.2 Prescaler

An 8-bit counter is available as a prescaler for the Timer0 module. The prescaler is not readable or writable.

The PSA and T0PS2:T0PS0 bits determine the prescaler assignment and prescale ratio.

Clearing bit PSA will assign the prescaler to the Timer0 module. When the prescaler is assigned to the Timer0 module, prescale values of 1:2, 1:4,..., 1:256 are selectable.

When assigned to the Timer0 module, all instructions writing to the TMR0 register (e.g. CLRF TMR0, MOVWF TMR0, BSF TMR0, x....etc.) will clear the prescaler count.

Note:	Writing to TMR0 when the prescaler is
	assigned to Timer0 will clear the prescaler
	count, but will not change the prescaler
	assignment.

9.2.1 SWITCHING PRESCALER ASSIGNMENT

The prescaler assignment is fully under software control (i.e., it can be changed "on-the-fly" during program execution).

9.3 Timer0 Interrupt

The TMR0 interrupt is generated when the TMR0 register overflows from FFh to 00h in 8-bit mode, or FFFFh to 0000h in 16-bit mode. This overflow sets the TMR0IF bit. The interrupt can be masked by clearing the TMR0IE bit. The TMR0IE bit must be cleared in software by the Timer0 module Interrupt Service Routine before re-enabling this interrupt. The TMR0 interrupt cannot awaken the processor from SLEEP, since the timer is shut-off during SLEEP.

9.4 16-Bit Mode Timer Reads and Writes

TMR0H is not the high byte of the timer/counter in 16-bit mode, but is actually a buffered version of the high byte of Timer0 (refer to Figure 9-2). The high byte of the Timer0 counter/timer is not directly readable nor writable. TMR0H is updated with the contents of the high byte of Timer0 during a read of TMR0L. This provides the ability to read all 16-bits of Timer0 without having to verify that the read of the high and low byte were valid due to a rollover between successive reads of the high and low byte.

A write to the high byte of Timer0 must also take place through the TMR0H buffer register. Timer0 high byte is updated with the contents of TMR0H when a write occurs to TMR0L. This allows all 16-bits of Timer0 to be updated at once.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other RESETS
TMR0L	R0L Timer0 Module's Low Byte Register									uuuu uuuu
TMR0H	Timer0 Modu	ule's High Byte	e Register						0000 0000	0000 0000
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	TMROIE INTOIE RBIE TMROIF INTOIF RBIF					0000 000x	0000 000u
T0CON	TMR0ON	T08BIT	TOCS	TOCS TOSE PSA TOPS2 TOPS1 TOPS0						1111 1111
TRISA	—	—	PORTA D	ata Directi	11 1111	11 1111				

 TABLE 9-1:
 REGISTERS ASSOCIATED WITH TIMER0

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by Timer0.

 $[\]ensuremath{\textcircled{}^\circ}$ 1999-2013 Microchip Technology Inc.

TABLE 10-2: REGISTERS ASSOCIATED WITH TIMER1 AS A TIMER/COUNTER

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other RESETS
INTCON	GIE/GIEH	PEIE/ GIEL	TMR0IE	INTOIE	RBIE	TMR0IF	INTOIF	RBIF	0000 000x	0000 000u
PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
IPR1	PSPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	0000 0000	0000 0000
TMR1L	Holding Register for the Least Significant Byte of the 16-bit TMR1 Register									uuuu uuuu
TMR1H	Holding Register for the Most Significant Byte of the 16-bit TMR1 Register								xxxx xxxx	uuuu uuuu
T1CON	RD16	_	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	00 0000	uu uuuu

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the Timer1 module.Note 1: The PSPIF, PSPIE and PSPIP bits are reserved on the PIC18C2X2 devices. Always maintain these bits clear.

REGISTER 14-2: SSPCON1: MSSP CONTROL REGISTER1

	R/W-0							
ſ	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0
	bit 7							bit 0

bit 7 WCOL: Write Collision Detect bit

Master mode:

- 1 = A write to the SSPBUF register was attempted while the I²C conditions were not valid for a transmission to be started
- $0 = No \ collision$

Slave mode:

- 1 = The SSPBUF register is written while it is still transmitting the previous word (must be cleared in software)
- 0 = No collision

bit 6 **SSPOV:** Receive Overflow Indicator bit

In SPI mode:

- 1 = A new byte is received while the SSPBUF register is still holding the previous data. In case of overflow, the data in SSPSR is lost. Overflow can only occur in Slave mode. In Slave mode, the user must read the SSPBUF, even if only transmitting data to avoid
 - In Slave mode, the user must read the SSPBUF, even if only transmitting data to avoid setting overflow.

In Master mode, the overflow bit is not set, since each new reception (and transmission) is initiated by writing to the SSPBUF register (must be cleared in software).

0 = No overflow

In I²C mode:

- 1 = A byte is received while the SSPBUF register is still holding the previous byte. SSPOV is a "don't care" in Transmit mode (must be cleared in software).
- 0 = No overflow

bit 5

SSPEN: Synchronous Serial Port Enable bit

In both modes when enabled, these pins must be properly configured as input or output. In SPI mode:

- 1 = Enables serial port and configures SCK, SDO, SDI, and SS as the source of the serial port pins
- 0 = Disables serial port and configures these pins as I/O port pins

In I²C mode:

- 1 = Enables the serial port and configures the SDA and SCL pins as the source of the serial port pins
- 0 = Disables serial port and configures these pins as I/O port pins

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented I	oit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown





FIGURE 15-5: ASYNCHRONOUS RECEPTION

TABLE 15-7: REGISTERS ASSOCIATED WITH ASYNCHRONOUS RECEPTION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other RESETS
INTCON	GIE/GIEH	PEIE/ GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000 000x	0000 000u
PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
IPR1	PSPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	0000 0000	0000 0000
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 -00x	0000 -00x
RCREG	USART Re	ceive Re	gister						0000 0000	0000 0000
TXSTA	CSRC	TX9	TXEN	SYNC		BRGH	TRMT	TX9D	0000 -010	0000 -010
SPBRG	G Baud Rate Generator Register								0000 0000	0000 0000

Legend: x = unknown, - = unimplemented locations read as '0'.

Shaded cells are not used for Asynchronous Reception.

Note 1: The PSPIF, PSPIE and PSPIP bits are reserved on the PIC18C2X2 devices. Always maintain these bits clear.

ADDWFC	ADD WREG and Carry bit to f					
Syntax:	[label] Al	DWFC	f [,d [,a	a]		
Operands:	0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1]	5				
Operation:	$(WREG) + (f) + (C) \rightarrow dest$					
Status Affected:	N,OV, C, E	DC, Z				
Encoding:	0010	00da f	fff	ffff		
Description: Words:	memory lo result is pl the result i location 'f' Bank will b	G, the Carry ocation 'f'. If aced in WR is placed in . If 'a' is 0, t be selected ot be overri	'd' is (EG. If data r he Acc If 'a' i), the 'd' is 1, nemory cess		
Cycles: Q Cycle Activity Q1	1 : Q2	Q3		Q4		
Decode	Read register 'f'	Process Data	Wi	rite to ination		
Example: Before Instru	ADDWFC	REG, 0,	1			

ANDLW	AND liter	AND literal with WREG					
Syntax:	[label] A	NDLW	k				
Operands:	$0 \le k \le 25$	$0 \leq k \leq 255$					
Operation:	(WREG) .	(WREG) .AND. $k \rightarrow WREG$					
Status Affected:	N,Z						
Encoding:	0000	1011	kkkk	kkkk			
Description:	The conte with the 8 placed in	-bit litera					
Words:	1						
Cycles:	1						
Q Cycle Activity	/:						
Q1	Q2	Q3		Q4			
Decode	Read literal 'k'	Proce: Data	•••••••••••••••••••••••••••••••••••••••	Vrite to VREG			
Example:	ANDLW	0x5F					

Carry	/ bit=	1			
REG	=	0x02			
WREG	=	0x4D			
or Instruction					

After Instruction

Carry	bit=	0
REG	=	0x02
WREG	=	0x50

Before Instruction WREG = 0xA3

After Instruction

WREG = 0×03

GOT	ю	Unconditional Branch				
Synt	ax:	[label]	GOTO	k		
Ope	rands:	$0 \le k \le 10$)48575			
Ope	ration:	$k \rightarrow PC < 2$	20:1>			
Statu	us Affected:	None				
1st v	oding: vord (k<7:0>) word(k<19:8>	.) 1110	1111 k ₁₉ kkk	k ₇ k] kkk		kkkk ₀ kkkk ₈
Deso	cription:	GOTO allows an unconditional branch anywhere within entire 2 Mbyte memory range. The 20-bit value 'k' is loaded into PC<20:1>. GOTO is always a two-cycle instruction.				
Wore	ds:	2				
Cycl	es:	2				
QC	ycle Activity:					
	Q1	Q2	Q	3		Q4
	Decode	Read literal 'k'<7:0>,	No operat			ad literal <19:8>,

Decode	Read literal 'k'<7:0>,	No operation	Read literal 'k'<19:8>, Write to PC
No	No	No	No
operation	operation	operation	operation

Example: GOTO THERE

After Instruction

PC = Address (THERE)

INCF	Incremen			
-				
Syntax:	[label]	INCF	f [,d [,a]	
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$	5		
Operation:	(f) + 1 \rightarrow c	dest		
Status Affected:	C,DC,N,C	DV,Z		
Encoding:	0010	10da	ffff	ffff
Description:	The conte increment placed in V result is pl (default). I Bank will b the BSR v bank will b BSR value	ed. If 'd WREG. laced ba f 'a' is 0 be seleo value. If be seleo	' is 0, th If 'd' is ack in re 0, the Ac cted, ov 'a' = 1, cted as p	e result is 1, the egister 'f' ccess erriding then the
Words:	1			
Cycles:	1			
Q Cycle Activity:				
Q1	Q2	Q	3	Q4
Decode	Read register 'f'	Proce Data		Write to lestination
Example:	INCF	CNT,	1, 0	
Before Instru	ction			
CNT Z C DC	= 0xFF = 0 = ? = ?			

After Instruction						
CNT	=	0x00				
Z	=	1				
С	=	1				
DC	=	1				

RCA	LL	Relative C	Call				
Synt	ax:	[<i>label</i>] R	CALL n)			
Ope	rands:	-1024 ≤ n	≤ 1023				
Ope	ration:	(PC) + 2 – (PC) + 2 +	,	C			
Statu	us Affected:	None					
Enco	oding:	1101	1nnn	nnnn	nnnn		
	cription:	1K from the return add onto the st compleme Since the I to fetch the new addre This instru	Subroutine call with a jump up to 1K from the current location. First, return address (PC+2) is pushed onto the stack. Then, add the 2's complement number '2n' to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC+2+2n. This instruction is a two-cycle instruction.				
Wor	ds:	1					
Cycl	es:	2					
QC	Cycle Activity	:					
	Q1	Q2	Q3		Q4		
	Decode	Read literal 'n'	Process Data	s Wr	ite to PC		
		Push PC to stack					
	No operation	No operation	No operatio	n op	No peration		

Before Instruction

PC = Address(HERE)

After Instruction

PC = Address(Jump) TOS = Address(HERE+2)

RES	ET	Reset			
Synt	ax:	[label]	RESET		
Ope	rands:	None			
Ope	ration:	Reset all registers and flags that are affected by a MCLR reset.			
State	us Affected:	All			
Enco	oding:	0000 0000 1111 1111			
Des	cription:	This instruction provides a way to execute a MCLR Reset in software.			
Wor	ds:	1			
Cycl	es:	1			
QC	cycle Activity:				
	Q1	Q2	Q3		Q4
	Decode	Start	No		No
		reset	operation	ор	eration

Example: RESET

After Instruction			
Registers	=	Reset	Value
Flags*	=	Reset	Value

RLNCF	Rotate Lo	eft f (no carı	ry)		
Syntax:	[label]	RLNCF f	[,d [,a]		
Operands:	$0 \le f \le 25$ $d \in [0,1]$ $a \in [0,1]$	5			
Operation:	$(f) \rightarrow$ $(f<7>) \rightarrow$	dest <n+1>, dest<0></n+1>			
Status Affected:	N,Z				
Encoding:	0100	01da ff	ff ffff		
Description:	rotated or the result is 1, the r ister 'f' (de Access B riding the the bank	The contents of register 'f' are rotated one bit to the left. If 'd' is 0, the result is placed in WREG. If 'd' is 1, the result is stored back in reg- ister 'f' (default). If 'a' is 0, the Access Bank will be selected, over- riding the BSR value. If 'a' is 1, then the bank will be selected as per the BSR value (default).			
Words:	1				
Cycles:	1				
•	1				
Q Cycle Activity: Q1	Q2	Q3	Q4		
Decode	Read register 'f'	Process Data	Write to destination		
Example:	RLNCF	REG, 1,	0		
Before Instruction REG = 1010 1011 After Instruction					
REG	= 0101 0	111			

RRCF	Rotate Ri	ght f th	rough C	arry
Syntax:	[label]	RRCF	f [,d [,a]	
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$	5		
Operation:	$(f < n >) \rightarrow (f < 0 >) \rightarrow (f < 0 >) \rightarrow (C) \rightarrow des$	C,	1>,	
Status Affected:	C,N,Z			
Encoding:	0011	00da	ffff	ffff
	The conterrotated on the Carry is placed in result is p (default). Bank will the BSR v bank will the BSR value	e bit to Flag. If in WRE laced ba lf 'a' is 0 be selec value. If be selec e (defau	the right 'd' is 0, th G. If 'd' is ack in reg the Acc ted, over 'a' is 1, th ted as pe	through ne resu s 1, the gister 'f' cess rriding hen the
Words:	1			
Cycles:	1			
Q Cycle Activity	/:			
Q1	Q2	Q	3	Q4
Decode	Read register 'f'	Proce Data		Vrite to stinatior
Example:	RRCF	REG,	0, 0	
Before Instr	ruction = 1110 (110		

After Instruction

REG = 1110 0110 WREG = 0111 0011 C = 0

SUBLW	Subtract WREG from literal	SUBWF	Subtract WREG from f
Syntax:	[<i>label</i>] SUBLW k	Syntax:	[<i>label</i>] SUBWF f[,d[,a]
Operands:	$0 \le k \le 255$	Operands:	$0 \le f \le 255$
Operation:	$k - (WREG) \rightarrow WREG$		d ∈ [0,1]
Status Affected:	N,OV, C, DC, Z		a ∈ [0,1]
Encoding:	0000 1000 kkkk kkkk	Operation:	(f) – (WREG) \rightarrow dest
Description:	WREG is subtracted from the	Status Affected:	N,OV, C, DC, Z
	eight-bit literal 'k'. The result is	Encoding:	0101 11da ffff ffff
	placed in WREG.	Description:	Subtract WREG from register 'f' (2's complement method). If 'd' is
Words:	1		0, the result is stored in WREG. If
Cycles:	1		'd' is 1, the result is stored back in register 'f' (default). If 'a' is 0, the
Q Cycle Activity: Q1	Q2 Q3 Q4		Access Bank will be selected,
Decode	Read Process Write to		overriding the BSR value. If 'a' is 1, then the bank will be selected
	literal 'k' Data WREG		as per the BSR value (default).
Example 1:	SUBLW 0x02	Words:	1
Before Instruc	ction	Cycles:	1
	= 1	Q Cycle Activity:	
د After Instructi	= ?	Q1	Q2 Q3 Q4
	= 1	Decode	Read Process Write to
С	= 1 ; result is positive		register 'f' Data destination
	= 0 = 0	Example 1:	SUBWF REG, 1, 0
European la Or		Before Instru	
Example 2:	SUBLW 0x02	REG WREG	= 3 = 2
Before Instruc		C	= ?
	= 2 = ?	After Instruct	ion = 1
After Instruction	on	WREG	= 2
	= 0	C Z	= 1 ; result is positive = 0
Z	= 1 ; result is zero = 1	N	= 0
	= 0	Example 2:	SUBWF REG, 0, 0
Example 3:	SUBLW 0x02	Before Instru	
Before Instruc		REG WREG	= 2 = 2
	= 3 = ?	C	= ?
After Instruction	on	After Instruct	
	= FF ; (2's complement)	REG WREG	= 2 = 0
-	= 0 ; result is negative = 0	С	= 1 ; result is zero
Ν	= 1	Z N	= 1 = 0
		Example 3:	SUBWF REG, 1, 0
		Before Instru	ction
		REG	= 1
		WREG C	= 2 = ?
		After Instruct	ion
		REG	= FFh ;(2's complement)
		WREG C	= 2 = 0 ; result is negative
		Z N	= 0 = 1

ABLE 20	-1:	D)E\	/ELC	P	MENT	TOOLS	FRO	M MIC	ROC	HIP					. — ·					
MCP2510																					>
MCRFXXX																	~	>	>	>	
хххэн				~					>						>	~					
83CXX 52CXX\ 54CXX\				>					>												
PIC18CXX2	>		>	~	>			>	~		>										
XX7371319	>	>		>	>			>	>					>							
PIC17C4X	>	>		>	>			>	>	>											
PIC16C9XX	>			>	>	>		>	>			>									
PIC16F8XX	>			>	>		>	>	>												
PIC16C8X	>			>	>	>		>	>	>											
XX7091019	>			>	>	>		>	>												
X7Oðfolg	>			>	>	>	*>	>	>	.↓	7										
PIC16F62X	>			>	**`			**/	**/												
PIC16CXXX	>			>	>	>		>	>	>											
PIC16C6X	>			`	>	>	*>	`	~		4										
PIC16C5X	>			`	>	>		`	>	>											
PIC14000	>			>	>			`	>				>								
PIC12CXXX	>			^	>	>		`	^												
	MPLAB [®] Integrated Development Environment	MPLAB [®] C17 C Compiler	MPLAB [®] C18 C Compiler	MPASM TM Assembler/ MPLINK TM Object Linker	MPLAB® ICE In-Circuit Emulator	ICEPIC TM In-Circuit Emulator	MPLAB® ICD In-Circuit Debugger	PICSTART® Plus Entry Level Development Programmer	PRO MATE® II Universal Device Programmer	PICDEM TM 1 Demonstration Board	PICDEM TM 2 Demonstration Board	PICDEM TM 3 Demonstration Board	PICDEM TM 14A Demonstration Board	PICDEM TM 17 Demonstration Board	KEELoq® Evaluation Kit	KEELoq® Transponder Kit	microlD TM Programmer's Kit	125 kHz microlD™ Developer's Kit	125 kHz Anticollision microlD™ Developer's Kit	13.56 MHz Anticollision microlD™ Developer's Kit	MCP2510 CAN Developer's Kit
				no2 ≥ ≥		Emulato D	∆		Erogram Program	ш	Ξă		מֿם פועונ						μQ	¥ E	ž

 \odot 1999-2013 Microchip Technology Inc.



TABLE 21-13: EXAMPLE SPI MODE REQUIREMENTS (SLAVE MODE TIMING (CKE = 0))

Param. No.	Symbol	Characteristic		Min	Max	Units	Conditions
70	TssL2scH, TssL2scL	$\overline{\text{SS}}$ ↓ to SCK↓ or SCK↑ input	Тсү	—	ns		
71	TscH	SCK input high time	Continuous	1.25Tcy + 30	_	ns	
71A		(Slave mode)	Single Byte	40		ns	(Note 1)
72	TscL	SCK input low time	Continuous	1.25Tcy + 30	_	ns	
72A		(Slave mode)	Single Byte	40	_	ns	(Note 1)
73	TdiV2scH, TdiV2scL	Setup time of SDI data input to SCK	100	—	ns		
73A	Тв2в	Last clock edge of Byte1 to the first cl	1.5Tcy + 40		ns	(Note 2)	
74	TscH2diL, TscL2diL	Hold time of SDI data input to SCK	100	—	ns		
75	TdoR	SDO data output rise time	PIC18CXXX	_	25	ns	
			PIC18LCXXX		45	ns	
76	TdoF	SDO data output fall time			25	ns	
77	TssH2doZ	SS↑ to SDO output hi-impedance		10	50	ns	
78	TscR	SCK output rise time	PIC18CXXX	_	25	ns	
		(Master mode)	PIC18LCXXX		45	ns	
79	TscF	SCK output fall time (Master mode)		25	ns		
80	TscH2doV,	SDO data output valid after SCK	PIC18CXXX		50	ns	
	TscL2doV	edge	PIC18LCXXX		100	ns	
83	TscH2ssH, TscL2ssH	SS ↑ after SCK edge		1.5Tcy + 40		ns	

Note 1: Requires the use of Parameter # 73A.

2: Only if Parameter # 71A and # 72A are used.





TABLE 21-15: I ² C BUS START/S	STOP BITS REQUIREMENTS (SLAVE MODE)
---	-------------------------------------

Param. No.	Symbol	Characte	ristic	Min	Max	Units	Conditions	
90	Tsu:sta	START condition	100 kHz mode	4700		ns	Only relevant for Repeated	
		Setup time	400 kHz mode	600			START condition	
91	Thd:sta	START condition	100 kHz mode	4000		ns	After this period the first	
		Hold time	400 kHz mode	600	_		clock pulse is generated	
92	Tsu:sto	STOP condition	100 kHz mode	4700	_	ns		
		Setup time	400 kHz mode	600	_			
93	Thd:sto	STOP condition	100 kHz mode	4000	_	ns		
		Hold time	400 kHz mode	600	_			





TABLE 21-22: A/D CONVERSION REQUIREMENTS

Param No.	Symbol	Characte	eristic	Min	Мах	Units	Conditions
130	TAD	A/D clock period	PIC18CXXX	1.6	20 ⁽⁵⁾	μS	Tosc based, VREF $\geq 3.0V$
			PIC18LCXXX	3.0	20 ⁽⁵⁾	μS	Tosc based, VREF full range
			PIC18CXXX	2.0	6.0	μS	A/D RC mode
			PIC18LCXXX	3.0	9.0	μS	A/D RC mode
131	TCNV	Conversion time (not including acquisiti	11	12	TAD		
132	TACQ	Acquisition time (Note	3)	15 10		μs μs	-40°C ≤ Temp ≤ 125°C 0°C ≤ Temp ≤ 125°C
135	Tswc	Switching Time from c	onvert \rightarrow sample	—	(Note 4)		
136	Тамр	Amplifier settling time	(Note 2)	1	_	μs	This may be used if the "new" input voltage has not changed by more than 1 LSb (i.e., 5 mV @ 5.12V) from the last sampled voltage (as stated on CHOLD).

Note 1: ADRES register may be read on the following TCY cycle.

2: See Section 16.0 for minimum conditions, when input voltage has changed more than 1 LSb.

3: The time for the holding capacitor to acquire the "New" input voltage, when the voltage changes full scale after the conversion (AVDD to AVSS, or AVSS to AVDD). The source impedance (*Rs*) on the input channels is 50Ω .

4: On the next Q4 cycle of the device clock.

5: The time of the A/D clock period is dependent on the device frequency and the TAD clock divider.

APPENDIX A: REVISION HISTORY

Revision A (July 1999)

Original data sheet for PIC18CXX2 family.

Revision B (March 2001)

Added DC and AC characteristics graphs (Section 22.0).

Revision C (January 2013)

Added a note to each package outline drawing.

TABLE 1: DEVICE DIFFERENCES

APPENDIX B: DEVICE DIFFERENCES

The differences between the devices listed in this data sheet are shown in Table 1.

Feature	PIC18C242	PIC18C252	PIC18C442	PIC18C452
Program Memory (Kbytes)	16	32	16	32
Data Memory (Bytes)	512	1536	512	1536
A/D Channels	5	5	8	8
Parallel Slave Port (PSP)	No	No	Yes	Yes
Package Types	28-pin DIP 28-pin SOIC 28-pin JW	28-pin DIP 28-pin SOIC 28-pin JW	40-pin DIP 44-pin PLCC 44-pin TQFP 40-pin JW	40-pin DIP 44-pin PLCC 44-pin TQFP 40-pin JW

Instruction Set .	
ADDWF	
ADDWFC	
ANDLW	
ANDWF	
BC	
BCF	
BNC	
BNOV	
BNZ	
-	
-	
BTFSS	
BTG	
CALL	
CLRF	
CLRWDT .	
COMF	
CPFSLT	
DAW	
-	
DECFSNZ	
DECFSZ	
GOTO	
INCF	
INFSNZ	
-	
IORWF	
-	
-	
-	
-	
-	
-	
-	
-	
-	
131532	

XORLW
XORWF
Summary Table 190
INT Interrupt (RB0/INT). See Interrupt Sources
INTCON Register
RBIF Bit
INTCON Registers
Inter-Integrated Circuit. See I ² C
Internal Program Memory
Read/Writes57
Interrupt Sources
A/D Conversion Complete
Capture Complete (CCP) 109
Compare Complete (CCP) 110
INT0
Interrupt-on-Change (RB7:RB4)
PORTB, on Change75
RB0/INT Pin, External75
SSP Receive/Transmit Complete 115
TMR075
TMR0 Overflow95
TMR1 Overflow
TMR2 to PR2 Match 102
TMR2 to PR2 Match (PWM) 101, 112
USART Receive/Transmit Complete
Interrupts, Enable Bits
CCP1 Enable (CCP1IE Bit) 109
Interrupts, Flag Bits
A/D Converter Flag (ADIF Bit) 167
CCP1 Flag (CCP1IF Bit) 109, 110
Interrupt-on-Change (RB7:RB4) Flag (RBIF Bit) 80
IORLW
IORWF
IPR Registers72

Κ

KEELOQ Evaluation and Programming Tools	32
---	----

L

LFSR	211
Long Write	
and Interrupts	59
Operation	
Sequence of Events	
Unexpected Termination	59
Low Voltage Detect	173
Block Diagrams	
External Reference Source	174
Internal Reference Source	174
Converter Characteristics	242
Effects of a RESET	177
Operation	176
Current Consumption	
During SLEEP	177
Reference Voltage Set Point	177
LVD. See Low Voltage Detect.	